MOS/LSI DATABOOK

NATIONAL SEMICONDUCTOR





575 E. MIDDLEFIELD RD./MT. VIEW, CALIF. 94040

(415) 961-7000



Edge Index by Product Family

Counters/Timers

Custom MOS/LSI

Electronic Organ Circuits

Clocks

4	TV Circuits	
5	Analog to Digital (A/D) Converters	
6	Communications/CB Radio Circuits	
7	Watches	
8	Calculators	
9	Controller Oriented Processor Systems (COPS)	
10	Keyboard Encoder Circuits	
11	Interface Drivers	
12	Displays	
13	Clock Modules	

Table of Contents



Edge Index by Product Family	1
Alpha-Numerical Index	6
CLOCKS – SECTION 1	
MM5309 Digital Clock	1-2
MM5311 Digital Clock	1-2
MM5312 Digital Clock	1-2
MM5313 Digital Clock	1-2
MM5314 Digital Clock	1-2
MM5315 Digital Clock	1-2
MM5316 Digital Alarm Clock	1-9
MM5318 TV Digital Clock	4-2
MM5370 Digital Alarm Clock	1-14
MM5371 Digital Alarm Clock	1-14
MM5375XX Series Clocks.	1-21
MM5376XX Series Clocks	1-27
MM5377 Auto Clock	1-33
MM5378 Auto Clock	1-38
MM5379 Auto Clock	1-38
MM5382 Digital Calendar Clock Radio Circuit	1-43
MM5383 Digital Calendar Clock Radio Circuit	1-43
MM5384 LED Display Digital Clock Radio Circuit.	1-50
MM5385 Digital Alarm Clock	1-56
MM5386 Digital Alarm Clock	1-56
MM5387AA Digital Alarm Clock	1-62
MM5396 Digital Alarm Clock	1-56
MM5397 Digital Alarm Clock	1-56
MM5402 Digital Alarm Clock	1-68
MM5405 Digital Alarm Clock	1-68
MM53108 Digital Alarm Clock.	1-62
AN-143 Using National Clock Integrated Circuits in Timer Applications	1-74
COUNTERS/TIMERS — SECTION 2	
GOONTENS TIMENO SECTION 2	
MM5307 Baud Rate Generator/Programmable Divider	2-2
MM5369 17-Stage Programmable Oscillator/Divider.	2-7
MM5865 Universal Timer	2-10
MM53107 17-Stage Oscillator/Divider.	2-20
AN-168 MM5865 Universal Timer Applications.	2-23
AN-169 A 4-Digit, 7-Function Stopwatch/Timer	2-33
AN-109 A 4-Digit, 7-1 diletion Stopwatch, Filmer	2-33
ELECTRONIC ORGAN CIRCUITS – SECTION 3	
MM5554 Frequency Divider	3-2
MM5555 Chromatic Frequency Generator	3-4
MM5556 Chromatic Frequency Generator	3-4
MM5559 Serial-to-Parallel Converter	3-6
MM5823 Frequency Divider	3-8
MM5824 Frequency Divider	3-8

ELECTRONIC ORGAN CIRCUITS — SECTION 3 (Continued)	
MM5832 Chromatic Frequency Generator MM5833 Chromatic Frequency Generator MM5837 Digital Noise Source MM5871 Rhythm Pattern Generator MM5891 MOS Top Octane Frequency Generator	3-11 3-11 3-14 3-16 3-19
TV CIRCUITS — SECTION 4	
LM1889* TV Video Modulator MM5318 TV Digital Clock MM5320 TV Camera Sync Generator MM5321 TV Camera Sync Generator MM5322 Coior Bar Generator Chip. MM5840 TV Channel Number (16 Channels) and Time Display Circuit MM5841 TV Channel Number and Time Readout Circuit MM53100 TV Game Circuit MM53104* TV Game Clock Generator MM53105 Programmable TV Timer MM57100* TV Game Circuit. MM58106 Digital Clock and TV Display Circuit	4-48 4-2 4-6 4-12 4-18 4-23 4-28 4-32 4-50 4-32 4-37 4-53
ANALOG TO DIGITAL (A/D) CONVERTERS - SECTION 5	
LF13300 Integrating A/D Analog Building Block MM5330 4 1/2-Digit Panel Meter Logic Block MM5863 12-Bit Binary A/D Building Block AN-155 Digital Voltmeters and the MM5330 AN-156 Specifying A/D and D/A Converters	5-2 5-23 5-30 5-36 5-44
COMMUNICATIONS/C.B. RADIO CIRCUITS – SECTION 6	
MM5303 Universal Fully Asynchronous Receiver/Transmitter MM5393 Push Button Telephone Dialer. MM5395 TOUCH-TONE® Generator MM55104 PLL Frequency Synthesizer MM55106 PLL Frequency Synthesizer MM55108 PLL Frequency Synthesizer with Receive/Transmit Mode. MM55110 PLL Frequency Synthesizer with Receive/Transmit Mode. MM55114 PLL Frequency Synthesizer MM55116 PLL Frequency Synthesizer MM55116 PLL Frequency Synthesizer	6-2 6-8 6-11 6-16 6-16 6-20 6-20 6-16
WATCHES – SECTION 7	
MM5829 LED Watch Circuit MM5860 LED Watch Circuit MM5879 RC Circuit. MM5880 LED Watch Circuit MM5885 Direct Drive LED Watch MM5886 Direct Drive LED Watch MM5889 RC Circuit. MM5899 RC Circuit. MM5899 RC Circuit. MM58104 Direct Drive LED Watch. MM58115 Digitally Tuned, Direct Drive, 6-Function LED Watch MM58117 LCD Watch Circuit MM58118 LCD Watch Circuit MM58119 LCD Watch Circuit	7-2 7-6 7-12 7-6 7-13 7-13 7-12 7-20 7-12 7-27 7-32 7-40 7-40
*TV Game Kit #SK1115 includes this circuit TOUCH-TONE® is a Registered Trademark of Bell Tel	lephone

WATCHES - SECTION 7 (Continued) ••••• 7-40 7-47 MM58128 LCD Watch Circuit 7-47 7-47 **CALCULATORS - SECTION 8** MM5734 8-Function, Accumulating Memory Calculator 8-2 8-26 8-35 8-46 8-56 8-66 8-76 MM5767 Slide Rule Calculator..... 8-80 8-84 8-90 CONTROLLER ORIENTED PROCESSOR SYSTEMS (COPS) - SECTION 9 National's Controller Oriented Processor Systems 9-2 MM5781 Controller Oriented Processor System. 9-3 MM5782 Controller Oriented Processor System. 9-15 MM5788 Printer Interface Chip 9-27 MM57109 Number Processing Unit..... 9.39 9-40 9-46 **KEYBOARD ENCODER CIRCUITS - SECTION 10**

INTERFACE DRIVERS - SECTION 11

Display Driver Selection Guide	11-2
CD4511BM/CD4511BC BCD-to-7-Segment Latch/Decoder/Driver	11-4
DS7664/DS8664 14-Digit Decoder/Driver with Low Battery Indicator	11-9
DS8665 14-Digit Decoder/Driver (Hi-Drive)	11-12
DS8666 14-Digit Decoder/Driver (P.O.S.)	11-15
DS8692 Printing Calculator Interface Set.	11-18
DS8693 Printing Calculator Interface Set.	11-18
DS8694 Printing Calculator Interface Set	11-18
DS8867 8-Segment Driver.	11-25
DS8868 12-Digit Decoder/Driver	
DS8871 Saturating LED Cathode Driver	11-29
DS8872 Saturating LED Cathode Driver	11-29
DS8873 Saturating LED Cathode Driver	11-29
DS8874 9-Digit Shift Input LED Driver	11-31
DS8877 6-Digit LED Driver	11-33
DS8892 Programmable Hex LED Digit Driver	11-35
DS8977 Saturating LED Cathode Driver	
DS75491 MOS-to-LED Quad Segment Driver	
DS75492 MOS-to-LED Hex Digit Driver	11-37
DS75493 Quad LED Segment Driver.	
MM54C48/MM74C48 BCD-to-7-Segment Decoder	
MM54C915/MM74C915 7-Segment-to-BCD Converter	
MMb4C915/MM/4C915 /-Segment-to-BCD Converter	11-40
DISPLAYS – SECTION 12	
DISPLATS - SECTION 12	
NSA 1100 Series 0.100 Inch 9-Digit LED Display	12-2
NSA 1298 0.110 Inch 9-Digit LED Display	
NSA 5120 1/8 Inch 12-Digit LED Display	
NSA 5140 1/8 Inch 14-Digit LED Display	
NSB 5917 0.5 Inch 5-Digit Numeric Display.	
NSB 5921 0.5 Inch 5-Digit Numeric Display.	
NSB 5922 0.5 Inch 5-Digit Numeric Display	
Multi-Digit LED Numeric Series	
AN-170 Mounting Techniques for Multidigit LED Numeric Display	12-22
OLOGY MODULES OFFICE AS	
CLOCK MODULES – SECTION 13	
	12.0
MA1002 LED Display Digital Electronic Clock Module	13.2
MA1003 12 V _{DC} Automotive/Instrument Clock Module	13-8
MA1010 LED Display Digital Electronic Clock Module	13-11
MA1012 LED Display Digital Electronic Clock Module	13-17
MA1013 LED Display Digital Electronic Clock Module	13-23
CUCTO-1400 (1 0) 0507101144	
CUSTOM MOS/LSI – SECTION 14	
Custom MOS at National	14-2
Custom MOS at National	14-2
ORDERING INFORMATION/PHYSICAL DIMENSIONS	
ORDERING INFORMATION/PHYSICAL DIMENSIONS	
Ordering Information	A-1
	A-1 A-2
Physical Dimensions.	A-2 A-8
Definition of Terms	A-0

Manufactured under one or more of the following U.S. patents: 3083262, 3189758, 3231297, 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765, 3566218, 3571630, 3575609, 3593069, 3597540, 3607469, 3617859, 3633052, 3638131, 3648071, 3651565, 3693248.

National does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied; and National reserves the right, at any time without notice, to change said circuitry.



Alpha-Numerical Index

CD4511BC BCD-to-7-Segment Latch/Decoder/Driver		. 11-4
CD4511BM BCD-to-7-Segment Latch/Decoder/Driver	· · · · · · · · · · · · · · · · · ·	. 11-4
DS7664 14-Digit Decoder/Driver with Low Battery Indicator		. 11-9
DS8664 14-Digit Decoder/Driver with Low Battery Indicator		. 11-9
DS8665 14-Digit Decoder/Driver (Hi-Drive)		. 11-12
DS8666 14-Digit Decoder/Driver (P.O.S.)		. 11-15
DS8692 Printing Calculator Interface Set		
DS8693 Printing Calculator Interface Set		
DS8694 Printing Calculator Interface Set		
DS8867 8-Segment Driver.		
DS8868 12-Digit Decoder/Driver		
DS8871 Saturating LED Cathode Driver		
DS8872 Saturating LED Cathode Driver		
DS8873 Saturating LED Cathode Driver		
DS8874 9-Digit Shift Input LED Driver.		
DS8877 6-Digit LED Driver.		
DS8892 Programmable Hex LED Digit Driver		
DS8977 Saturating LED Cathode Driver		
DS75491 MOS-to-LED Quad Segment Driver		
DS75492 MOS-to-LED Hex Digit Driver		
DS75493 Quad LED Segment Driver		
LF13300 Integrating A/D Analog Building Block		
LM1889 TV Video Modulator		
MA1002 LED Display Digital Electronic Clock Module		
MA1003 12 V _{DC} Automotive/Instrument Clock Module		
MA1010 LED Display Digital Electronic Clock Module		13-8
MA1018 LED Display Digital Electronic Clock Module		13-11
MA1013 LED Display Digital Electronic Clock Module		13-17-
MM5303 Universal Fully Asynchronous Receiver/Transmitter		
MM5307 Baud Rate Generator/Programmable Divider	• • • • • • • • • • •	2-2
MM5309 Digital Clock		
MM5311 Digital Clock		
MM5312 Digital Clock		
MM5313 Digital Clock		
MM5314 Digital Clock		
MM5315 Digital Clock		
MM5316 Digital Alarm Clock		
MM5318 TV Digital Clock	• • • • • • • • • • • • • • • • • • • •	4-2
MM5320 TV Camera Sync Generator	• • • • • • • • • • • • • • • • • • • •	4-6
MM5321 TV Camera Sync Generator		4-12
MM5322 Color Bar Generator Chip.		
MM5330 4 1/2-Digit Panel Meter Logic Block		
MM5369 17-Stage Programmable Oscillator/Divider	,	2-7
MM5370 Digital Alarm Clock		1-14
MM5371 Digital Alarm Clock		1-14
MM5375XX Series Clocks		1-21
MM5376XX Series Clocks		1-27
MM5377 Auto Clock		1-33
MM5378 Auto Clock		1-38
MM5379 Auto Clock		1-38
MM5382 Digital Calendar Clock Radio Circuit		1-43

MM5383 Digital Calendar Clock Radio Circuit	. ,	13
MM5384 LED Display Digital Clock Radio Circuit		50
MM5385 Digital Alarm Clock		56
MM5386 Digital Alarm Clock		56
MM5387AA Digital Alarm Clock		
MM5393 Push Button Telephone Dialer		-8
MM5395 TOUCH-TONE® Generator		
	i	
MM5396 Digital Alarm Clock		
MM5397 Digital Alarm Clock		
MM5402 Digital Alarm Clock		
MM5405 Digital Alarm Clock		
MM5554 Frequency Divider		3-2
MM5555 Chromatic Frequency Generator		3-4
MM5556 Chromatic Frequency Generator		3-4
MM5559 Serial-to-Parallel Converter		3-6
MM5734 8-Function, Accumulating Memory Calculator		3-2
MM5737 8-Digit, 4-Function, Floating Decimal Point Calculator		3-8
MM5740 90-Key Keyboard Encoder)-2
MM5745 78-Key Keyboard Encoder		10
MM5746 78-Key Keyboard Encoder		10
MM5758 Scientific Calculator		
MM5760 Slide Rule Calculator.	•	
MM5762 Financial Calculator		
MM5763 Statistical Calculator		
MM5764 Conversion Calculator		
MM5765 Calculator Programmer		
MM5766 Calculator Programmer		
MM5767 Slide Rule Calculator		
MM5777 6-Digit, 4-Function, Floating Decimal Point Calculator		
MM5780 Educational Toy Calculator		3-3
MM5781 Controller Oriented Processor System.		7-3 3-3
MM5782 Controller Oriented Processor System.		•
MM5785 RAM Interface Chip		
MM5788 Printer Interface Chip		
MM5791 7-Function, Accumulating Memory Calculator	8-1	96
MM5794 7-Function, Accumulating Memory, Vacuum Fluorescent Display Calculato		
MM5795 7-Function, Accumulating Memory, Vacuum Fluorescent Display Calculator		
MM5799 Controller Oriented Processor		
MM5823 Frequency Divider		3-8
MM5824 Frequency Divider	3	3-8
MM5829 LED Watch Circuit	7	7-2
MM5832 Chromatic Frequency Generator	3-	11
MM5833 Chromatic Frequency Generator		11
MM5837 Digital Noise Source		14
MM5840 TV Channel Number (16 Channels) and Time Display Circuit	4-:	23
MM5841 TV Channel Number and Time Readout Circuit		28
MM5860 LED Watch Circuit		7-6
MM5863 12-Bit Binary A/D Building Block	5-	30
MM5865 Universal Timer		10
MM5871 Rhythm Pattern Generator		16
MM5879 RC Circuit.		12
MM5880 LED Watch Circuit		7-6
MM5885 Direct Drive LED Watch		13
MM5886 Direct Drive LED Watch		13
• 1551		12
MM5889 RC Circuit.		20
MM5890 LCD Chronograph Circuit		19
MM5891 MOS Top Octane Frequency Generator		
MM5899 RC Circuit.		12
MM53100 Programmable TV Timer		32
MM53104 TV Game Clock Generator	4-	50
TOUCH TONE® is a Registered Trademark of Rell Telephone		

MM53105 Programmable TV Timer
MM53107 17-Stage Oscillator/Divider
MM53108 Digital Alarm Clock
MM54C48 BCD-to-7-Segment Decoder
MM55104 PLL Frequency Synthesizer
MM55106 PLL Frequency Synthesizer
MM55108 PLL Frequency Synthesizer with Receive/Transmit Mode
MM55110 PLL Frequency Synthesizer with Receive/Transmit Mode
MM55114 PLL Frequency Synthesizer
MM55116 PLL Frequency Synthesizer
MM57100 TV Game Circuit
MM57103 Scientific Calculator Circuit 8-123
MM57104 Scientific Calculator Circuit
MM57109 Number Processing Unit. 9:39
MM57123 Financial Calculator
MM57126 COPS Memory
MM57135 Scientific Calculator ROM
MM57136 RPN Scientific Calculator Control ROM
MM57140 Controller Oriented Processor 9.46
MM58104 Direct Drive LED Watch
MM58106 Digital Clock and TV Display Circuit
MM58115 Digitally Tuned, Direct Drive, 6-Function LED Watch 7-32
MM58117 LCD Watch Circuit
MM58118 LCD Watch Circuit
MM58119 LCD Watch Circuit
MM58120 LCD Watch Circuit 7-40
MM58127 LCD Watch Circuit
MM58128 LCD Watch Circuit
MM58129 LCD Watch Circuit 7-47
MM58130 LCD Watch Circuit
MM58601 Two Time Zone LED Watch Circuit
MM58801 Two Time Zone LED Watch Circuit
MM74C48 BCD-to-7-Segment Decoder
MM54C915 7-Segment-to-BCD Converter
MM54C922 16-Key Encoder
MM54C923 20-Key Encoder
MM74C915 7-Segment-to-BCD Converter
MM74C922 16-Key Encoder
MM74C923 20-Key Encoder
NSA 1100 Series 0.100 Inch 9-Digit LED Display
NSA 1298 0.110 Inch 9-Digit LED Display
NSA 5120 1/8 Inch 12-Digit LED Display
NSA 5140 1/8 Inch 14-Digit LED Display
NSB 5917 0.5 Inch 5-Digit Numeric Display
NSB 5921 0.5 Inch 5-Digit Numeric Display
NSB 5922 0.5 Inch 5-Digit Numeric Display
NSN Series Multi-Digit LED Numeric Series



SECTION 1 CLOCKS

For additional application information, see AN-143 at the end of this section.

MM5309, MM5311, MM5312, MM5313, MM5314, MM5315 digital clocks

general description

These digital clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion implanted, depletion mode devices. The devices provide all the logic required to build several types of clocks. Two display modes (4 or 6-digits) facilitate end-product designs of varied sophistication. The circuits interface to LED and gas discharge displays with minimal additional components, and require only a single power supply. The timekeeping function operates from either a 50 or 60 Hz input, and the display format may be either 12 hours (with leading-zero blanking) or 24 hours. Outputs consist of multiplexed display drives (BCD and 7-segment) and digit enables. The devices operate over a power supply range of 11V to 19V and do not require a regulated supply. These clocks are packaged in dual-in-line packages.

features

- 50 or 60 Hz operation
- 12 or 24-hour display format

- Leading-zero blanking (12-hour format)
- 7-segment outputs
- Single power supply
- Fast and slow set controls
- Internal multiplex oscillator
- For features of individual clocks, see Table I


applications

- Desk clocks
- Automobile clocks
- Industrial clocks
- Interval Timers


TABLE I.

FEATURES	MM5309	MM5311	MM5312	MM5313	MM5314	MM5315
BCD Outputs	Х	Х	х	X		X
4/6-Digit Display Mode	×	×		×	х	X
Hold Count Control		×		×	×	x
1 Hz Output			X 5, ,	×		
Output Enable Control	×	х.			X	
Reset	X					Х

connection diagrams (Dual-In-Line Packages)



Order Number MM5309N See Package 23



Order Number MM5311N See Package 23

absolute maximum ratings


Voltage at Any Pin Operating Temperature V_{SS} + 0.3 to V_{SS} - 20V -25°C to +70°C -65°C to +150°C

Storage Temperature Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics TA within operating range, VSS = 11V to 19V, VDD = 0V, unless otherwise specified.

	CONDITIONS	T BAIN	TYP	MAX	UNITS
PARAMETER	CONDITIONS	MIN	IYP	IVIAX	UNITS
Power Supply Voltage	V _{SS} (V _{DD} = 0V)	11		19	V
Power Supply Current	V _{SS} = 14V, (No Output Loads)			10	mA .
50/60 Hz Input Frequency		dc	50 or 60	60k	Hz
50/60 Hz Input Voltage					
Logical High Level		V _{SS} -1	Vss	VSS	\ \ \
Logical Low Level		V_{DD}	VDD	V _{SS} -10	V
Multiplex Frequency	Determined by External R & C	0.100	1.0	60	kHz
All Logic Inputs	Driven by External Timebase	dc		60	kHz
Logical High Level	Internal Depletion Device to VSS	V _{SS} -1	VSS	VSS	v
Logical Low Level		VDD	VDD	V _{SS} -10	V
BCD and 7-Segment Outputs					
Logical High Level	Loaded 2 k Ω to VDD	2.0		20	mA source
Logical Low Level	·			0.01	mA source
Digital Enable Outputs					
Logical High Level				0.3	mA source
Logical Low Level	Loaded 100 Ω to VSS 5.0				mA sink



functional description

A block diagram of the MM5309 digital clock is shown in *Figure 1*. MM5311, MM5312, MM5313, MM5314 and MM5315 clocks are bonding options of MM5309 clock. Table I shows the pin-outs for these clocks.

50 or 60 Hz Input: This input is applied to a Schmitt Trigger shaping circuit which provides approximately 5V of hysteresis and allows using a filtered sinewave input. A simple RC filter such as shown in *Figure 10* should be used to remove possible line voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: This input programs the prescale counter to divide by either 50 or 60 to obtain a 1 Hz timebase. The counter is programmed for 60 Hz operation by connecting this input to V_{DD}. An internal depletion device is common to this pin; simply leaving this input unconnected programs the clock for 50 Hz operation. As shown in *Figure 1*, the prescale counter provides both 1 Hz and 10 Hz signals, which can be brought out as bonding options.

Time Setting Inputs: Both fast and slow setting inputs, as well as a hold input, are provided. Internal depletion devices provide the normal timekeeping function. Switching any of these inputs (one at a time) to V_{DD} results in the desired time setting function.

The three gates in the counter chain (Figure 1) are used for setting time. During normal operation, gate A connects the shaper output to a prescale counter (÷50 or ÷60); gates B and C cascade the remaining counters. Gate A is used to inhibit the input to the counters for the duration of slow, fast or hold time-setting input activity. Gate B is used to connect the shaper output directly to a seconds counter (÷60), the condition for slow advance. Likewise, gate C connects the shaper output directly to a minutes counter (÷60) for fast advance.

Fast set then, advances hours information at one hour per second and slow set advances minutes information at one minute per second.

12 or 24-Hour Select Input: This input is used to program the hours counter to divide by either 12 or 24, thereby providing the desired display format. The 12-hour display format is selected by connecting this input to VDD; leaving the input unconnected (internal depletion device) selects the 24-hour format.

Output Multiplexer Operation: The seconds, minutes, and hours counters continuously reflect the time of day. Outputs from each counter (indicative of both units and tens of seconds, minutes, and hours) are time-division multiplexed to provide digit-sequential access to the time data. Thus, instead of requiring 42 leads to interconnect a 6-digit clock and its display (7 segments per digit), only 13 output leads are required. The multiplexer is addressed by a multiplex divider decoder,

which is driven by a multiplex oscillator. The oscillator and external timing components set the frequency of the multiplexing function and, as controlled by the 4 or 6-digit select input, the divider determines whether data will be output for 4 or 6 digits. A zero-blanking circuit suppresses the zero that would otherwise sometimes appear in the tens-of-hours display; blanking is effective only in the 12-hour format. The multiplexer addresses also become the display digit-enable outputs. The multiplexer outputs are applied to a decoder which is used to address a programmable (code converting) ROM. This ROM generates the final output codes, i.e., BCD and 7-segment. The sequential output order is from digit 6 (unit seconds) through digit 1 (tens of hours).

Multiplex Timing Input: The multiplex oscillator is shown in *Figure 2*. Adding an external resistor and capacitor to this circuit via the multiplex timing input (as shown in *Figure 4a*) produces a relaxation oscillator. The waveform at this input is a quasi-sawtooth that is squared by the shaping action of the Schmitt Trigger in *Figure 2. Figure 3* provides guidelines for selecting the external components relative to desired multiplex frequency.

Figure 4 also illustrates two methods of synchronizing the multiplex oscillator to an external timebase. The external RC timing components may be omitted and this input may be driven by an external timebase; the required logic levels are the same as 50 or 60 Hz input.

Reset: Applying V_{DD} to this input resets the counters to 0:00:00:00.00 in 12-hour format and 00:00:00:00 in 24-hour formats leaving the input unconnected (internal depletion pull-up) selects normal operation.


4 or 6-Digit Select Input: Like the other control inputs, this input is provided with an internal depletion pull-up device. With no input connection the clock outputs data for a 4-digit display. Applying VDD to this input provides a 6-digit display.

Output Enable Input: With this pin unconnected the BCD and 7-segment outputs are enabled (via an internal depletion pull-up). Switching V_{DD} to this input inhibits these outputs. (Not applicable to MM5312, MM5313, and MM5315 clocks.)

Output Circuits: Figure 5a illustrates the circuit used for the \overline{BCD} and 7-segment outputs. Figure 5b shows the digit enable output circuit. Figure 6 illustrates interfacing these outputs to standard and low power TTL. Figures 7 and 8 illustrate methods of interfacing these outputs to common anode and common cathode LED displays, respectively. A method of interfacing these clocks to gas discharge display tubes is shown in Figure 9. When driving gas discharge displays which enclose more than one digit in a common gas envelope, it is necessary to inhibit the segment drive voltage(s) during inter-digit transitions. Figure 9 also illustrates a method of generating a voltage for application to the output enable input to accomplish the required interdigit blanking.

functional description (Continued) 59/60 Hz O HOLDO 50/60 Hz O SHAPING GATE CIRCUIT PRESCALE COUNTER SLOW SET O-FAST SET O RESET O SECONDS COUNTER (÷ 60) MINUTES COUNTER (+ 60) HOURS COUNTER (+ 12 OR 24) GATE GATE O 12/24 HOUR SELECT ZERO BLANKING AS REQ'D SECONDS, MINUTES, & HOURS MULTIPLEXER OUTPUT MULTIPLEXED BCD OUTPUTS PROGRAM DECODER MABLE MULTIPLEXED 7-SEGMENT ROM 4/6 DIGIT O OUTPUTS MULTIPLEX MULTIPLEX MULTIPLEX OSCILLATOR DIGIT ENABLE TIMING O DIVIDER/ DECODER DUTPUTS

FIGURE 1. MM5309 Digital Clock Block Diagram






FIGURE 4a. Relaxation Oscillator




FIGURE 4b. External Time Base

FIGURE 5a

FIGURE 4c. External Clock

Note. Free running frequency should be set to run slightly lower than system frequency over temperature. External time base may be input or output. * R=100k.

FIGURE 4. Synchronizing or Triggering Multiplex Oscillators






FIGURE 5. Output Circuits

MOS to Low Power TTL Interface




For V_{SS} = 5, V_{DD} = 12, R = 10k For V_{SS} = 10 to 17V, V_{DD} = Gnd, R = 3k

MOS to TTL Interface




For V_{SS} = 5, V_{DD} = -12, R = 7.5k Note. Digit select will drive TTL directly when 5, -12 supplies are used.

FIGURE 6. Interfacing TTL



$$R_L = \frac{V_{SS} - V_{DD} V_F 0.6V}{N(I_F)}$$

Where R_L as in $k\Omega$ And V_F = forward drop of LED 0.6V \approx voltage drop of transistors N = number of digits in display I_F = required average LED current



$$R_L = \frac{(V_{SS} V_{DD})/2 V_F 1.5V}{N(I_F)}$$

Where R_L is in $k\Omega$ And V_F = forward drop of LED 0.9V = voltage drop of transistors N = number of digits in display I_F = required average LED current

*Transistors may be replaced by DM75491, DM75492, DM8861, DM8863 or equivalent segment/digit drivers.

FIGURE 7. Interfacing Common Anode LED Displays

FIGURE 8. Interfacing Common Cathode LED Displays





FIGURE 9. Interface Panaplex II* Neon Display Tube

*TM of Burroughs Corp.



MM5316 digital alarm clock

general description

The MM5316 digital alarm clock is a monolithic MOS integrated circuit utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. It provides all the logic required to build several types of clocks and timers. Four display modes (time, seconds, alarm and sleep) are provided to optimize circuit utility. The circuit interfaces directly with 7segment fluorescent tubes, and requires only a single power supply. The timekeeping function operates from either a 50 or 60 Hz input, and the display format may be either 12 hours (with leading-zero blanking and AM/PM indication) or 24 hours. Outputs consist of display drives, sleep (e.g., timed radio turn off), and alarm enable. Power failure indication is provided to inform the user that incorrect time is being displayed. Setting the time cancels this indication. The device operates over a power supply range of 8-29V and does not require a regulated supply. The MM5316 is packaged in a 40-lead dual-in-line package.

features


- 50 or 60 Hz operation
- Single power supply
- Low power dissipation (36 mW at 9V)
- 12 or 24-hour display format

- AM/PM outputs
- 12-hour format
- Leading-zero blanking24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Blanking/brightness control capability
- Elimination of illegal time display at turn on
- Direct interface to fluorescent tubes
- 9-minute snooze alarm
- Presettable 59-minute sleep timer

applications

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

block and connection diagrams



absolute maximum ratings

Voltage at Any Pin Operating Temperature Storage Temperature Lead Temperature (Soldering, 10 seconds) V_{SS} + 0.3 to V_{SS} - 30V -25°C to +70°C -65°C to +150°C 300°C

electrical characteristics

TA within operating range, VSS = 21V to +29V, VDD = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage	V _{SS} (V _{DD} = 0V)	21		29	V
Power Supply Current	No Output Loads			ľ	
	V _{SS} = 8V			4	mA
	V _{SS} = 29V			5	mA
Counter Operation Voltage		8		29	V
50/60 Hz Input Frequency Voltage		dc	50 or 60	10k	Hz
Logical High Level		V _{SS} -1	VSS	Vss	V
Logical Low Level		V _{DD}	VDD	V _{DD} +1	v
Blanking Input Voltage					
Logical High Level	t,	V _{SS} -1.5	V _{SS}	VSS	V
Logical Low Level		V _{DD}	VDD	V _{SS} -4	V
All Other Input Voltages					
Logical High Level		V _{SS} -1	V _{SS} .	VSS	V
Logical Low Level	Internal Depletion Device to VDD	V _{DD}	V _{DD}	V _{DD} +2	v
Power Failure Detect Voltage	(VSS Voltage)	10		20	V
Output Currents, 1 Hz Display	V _{SS} = 21V to 29V,				
o apper damana, i me Biopia,	Output Common = Vss				
Logical High Level	V _{OH} = V _{SS} - 2V	1500	,		μΑ
Logical Low Level, Leakage	V _{OL} = V _{DD}			1	μА
10's of Hours (b & c), 10's of Minutes		1			
(a & d)					
Logical High Level	V _{OH} = V _{SS} – 2V	1000		7	μÁ
Logical Low Level, Leakage	V _{OL} = V _{DD}			1	μΑ
All Other Display, Alarm and Sleep Outputs					
Logical High Level	V _{OH} = V _{SS} - 2V	500			μΑ
Logical Low Level, Leakage	V _{OL} = V _{DD}		,	1	μΑ

functional description

A block diagram of the MM5316 digital alarm clock is shown in *Figure 1*. The various display modes provided by this clock are listed in Table I. The functions of the setting controls are listed in Table II. *Figure 2* is a connection diagram. The following discussions are based on *Figure 1*.

50 or 60 Hz Input (pin 35): A shaping circuit (Figure 3) is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt Trigger that is designed to provide about 6V of hysteresis. A simple RC filter, such as shown in Figure 6, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input (pin 36): A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving pin 36 unconnected; pull-down to VDD is provided by an internal depletion device. Operation at 50 Hz is programmed by connecting pin 36 to VSS.

Display Mode Select Inputs (pins 30–32): In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal pull-down depletion devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table I. Alternate display modes are selected by applying VSS to the appropriate pin. As shown in Figure 1 the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs (pins 33 and 34): Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal pull-down depletion devices are provided; application of VSS to these pins effects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set input. As another example, the clock time may be reset to 12:00:00 AM, in the 12-hour format (00:00:00 in the 24-hour format), by selecting seconds display and actuating both slow and fast set inputs.

Blanking Control Input (pin 37): Connecting this Schmitt Trigger input to V_{DD} places all display drivers in a non-conducting, high-impedance state, thereby inhibiting the display, (see *Figures 3 and 4*). Conversely, V_{SS} applied to this input enables the display.

Output Common Source Connection (pin 23): All display output drivers are open-drain devices with all sources common to pin 23 (Figure 4). When using

fluorescent tube displays, VSS or a display brightness control voltage is permanently connected to this pin. Since the brightness of a fluorescent tube display is dependent on the anode (segment) voltage, applying a variable voltage to pin 23 results in a display brightness control. This control is shown in *Figure 6*.

12 or 24-Hour Select Input (pin 38): By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal depletion pull down device is again provided. Connecting this pin to VSS programs the 24-hour display format. Segment connections for 10's of hours in 24-hour mode are shown in Figure 5b.

Power Fail Indication: If the power to the integrated circuit drops indicating a momentary ac power failure and possible loss of clock, the power fail latch is set. The power failure indication consists of a flashing of the AM or PM indicator at a 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal. In the 24-hour format, the power failure indication consists of flashing segments "c" and "f" for times less than 10 hours, and of a flashing segment "c" for times equal to or greater than 10 hours but less than 20 hours; and a flashing segment "g" for times equal to or greater than 20 hours.

Alarm Operation and Output (pin 25): The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 4), the MM5316 output that is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input (pin 24) or reset by the alarm "OFF" input (pin 26). If power fail occurs and power comes back up, the alarm output will be in high impedance state.

Snooze Alarm Input (pin 24): Momentarily connecting pin 24 to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-down to VDD by an internal depletion device. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Alarm "OFF" Input (pin 26): Momentarily connecting pin 26 to VSS resets the alarm latch and thereby silences the alarm. This input is also returned to VDD by an internal depletion device. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at VSS.

Sleep Timer and Output (pin 27): The sleep output at pin 27 can be used to turn off a radio after a

desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode (Table I) and setting the desired time interval (Table II). This automatically results in a current-source output via pin 27, which can be used to turn on a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset

and the sleep output current drive is removed, thereby turning off the radio. The turn off may also be manually controlled (at any time in the countdown) by a momentary VSS connection to the snooze input (pin 24). The output circuitry is the same as the other outputs (Figure 4).





FIGURE 3. 50/60 Hz or Blanking Input Shaping Circuit



^{*}Alarm and sleep output sources are connected to VSS: blanking is not applied to these outputs.

FIGURE 4. Output Circuit




FIGURE 5. Wiring Ten's-of-Hours Digit

TABLE I. MM5316 Display Modes

*SELECTED DISPLAY MODE		DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Displa	y	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Dis	play	Blanked	Minutes	10's of Seconds	Seconds
Alarm Disp	ay	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Displa	ıy .	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).


TABLE II. MM5316 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate
Alarm	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (12-hour format) Alarm Resets to 00:00 (24-hour format)
Seconds	Slow Fast Both Both	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes Time Resets to 12:00:00 AM (12-hour format) Time Resets to 00:00:00 (24-hour format)
Sleep	Slow Fast Both	Substracts Count at 2 Hz Substracts Count at 60 Hz Substracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).

typical application

Figure 6 is a schematic diagram of a general purpose alarm clock using the MM5316 and a fluorescent tube display.



MM5370, MM5371 digital alarm clocks

general description

The MM5370 and MM5371 digital alarm clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. They provide all the logic required to build several types of clocks and timers. Three display modes (time, alarm and sleep) are provided to optimize circuit utility. The circuits interface simply with 7-segment gas discharge displays. The timekeeping function operates from either a 60 Hz (MM5370) or 50 Hz (MM5371) input, and the display format may be either 12 hours (with leading-zero blanking and AM/PM indication) or 24 hours. Outputs consist of display drives, alarm enable and sleep (e.g., timed radio turn off). Power failure indication is provided to inform the user that incorrect time is being displayed. Setting the time cancels this indication. These clocks are packaged in 28-pin dual-in-line packages.


features

- Single power supply
- Low power dissipation
- 12 or 24-hour display format
- Colon drive output

- AM/PM drive output in 12-hour format
- Leading-zero blanking in 12-hour format
- 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power fail indication
 - Blinking colon—12-hour or 24-hour mode Blinking AM/PM indicators—12-hour only
- Brightness control capability
- Simple interface to gas discharge display
- Presettable 59-minute sleep timer
- 9-minute snooze timer

applications

- Alarm clocks
- Desk clocks
- Clock/radios
- Automobile clocks
- Industrial clocks
- Appliance timers



absolute maximum ratings

Lead Temperature (Soldering, 10 seconds)

Voltage at Any Pin Voltage at Any Display Output Pin Operating Temperature V_{SS} + 0.3V to V_{SS} - 29V V_{SS} + 0.3V to V_{SS} - 55V -25°C to +70°C

Storage Temperature

-65°C to +150°C 300°C

electrical characteristics T_A within operating range, V_{SS} = 0V, V_{DD} = -21V to -29V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage					
Functioning Clock	No Output Loads	-8.0	-25	-29	V
Outputs Driving Display		-21		-29	V
Power Supply Current	No Output Loads, (See "Power			5,0	mA
	Supply" Section)				
60 Hz (or 50 Hz) Input Frequency					
MM5370		dc		30k	Hz
MM5371		dc		30k	Hz
60 Hz (or 50 Hz) Input Voltage					
Logical High Level		V _{SS} -1.0	VSS	VSS	V
Logical Low Level		V _{DD}	V _{DD}	V _{DD} +1	V
Brightness Control Voltage					
Logical High Level	•	V _{SS} -2.0	VSS	VSS	V
Logical Low Level		V _{DD}	VDD	V _{SS} -4.0	V
All Other Input Voltages					
Logical High Level		V _{SS} -1.0	VSS	VSS	V
Logical Low Level	Internal Depletion Load to VDD	V _{DD}	V _{DD}	V _{DD} +2.0	V
Multiplex Frequency	Determined by Ext. RC	500		60k	Hz
	Driven by Ext. Time Base	dc		60k	Hz
Power Failure Detect Voltage	(V _{DD} Voltage)	-3.0		-8.0	V
Output Currents	$V_{DD} = -21V \text{ to } -29V, V_{SS} = 0V$				
Digit Anode Outputs			i		
Logica High Level, ("ON")	$V_{OH} = V_{SS} - 5V$	8.0			mA
Logical Low Level, ("OFF")	$V_{OL} = V_{SS} - 45V$			40	μΑ
Segment Cathode Outputs		1			
Logical High Level, ("OFF")	$V_{OH} = V_{SS} - 5V$	2.0	100		· mA
Logical Low Level, ("ON")	$V_{OL} = V_{SS} - 45V$			10	μΑ
Alarm and Sleep Outputs					
Logical High Level, ("ON")	$V_{OH} = V_{SS} - 2V$	1.5			mA
Logical Low Level, ("OFF")	$V_{OL} = V_{DD} + 2V$	-10			μΑ

functional description

A block diagram of the MM5370 and MM5371 clocks is shown in *Figure 1*. The various display modes provided by these clocks are listed in Table I. The functions of the controls are listed in Table II. A connection diagram for these devices is shown on page 1: Unless indicated otherwise, the following discussions are based on *Figure 1*.

Power Supply: Even though these clocks do not require a regulated supply, and operate over a wide voltage range, certain factors should be remembered. Power supply voltages between -8V and -21V will provide all

functions of the clocks (proper counting, etc.) except output drive capabilities. In order to ensure proper output levels and breakdown voltages it is necessary to provide supply voltages between -21V and -29V. At some point between -7V and -3V, the power fail latch becomes "set": All counters will then hold their count at least 0.5V below this point. This ensures power failure indication before any count is lost. For proper power failure indication, power supply rise time should not exceed 10 V/ms, since faster rise times may be faster than propagation delays within the latch circuitry.

Line Frequency Input (pin 12): A shaping circuit is provided to square the 60 Hz (MM5370) or 50 Hz (MM5371) input. This circuit allows use of a sinewave input. The Schmitt Trigger shaper (Figure 2) is designed to provide approximately 6V of hysteresis. A simple RC filter, such as shown in Figure 8, should be used to remove possible line-voltage transients that could cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the time-keeping function. A prescale counter divides the line input frequency to obtain a 1 pps timebase.

Display Mode Select Inputs (pins 7 and 8): In the absence of either of these inputs, the display drivers output time-of-day information to the display. Internal pull-down (to VDD) depletion loads allow use of simple SPST switches for connecting these inputs to VSS, thereby selecting alternate display modes. If more than one mode is simultaneously selected, the priorities are are noted in Table I. As shown in Figure 1 the multiplexed code converter receives time, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the multiplexed code converter inputs and ultimately (via output drivers) to the display.

Time Setting Inputs (pins 10 and 11): Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal pull-down depletion loads are provided; application of VSS to these pins effects the control functions. Note that the control functions proper are determined by the selected display mode. An optional hold-time control function can be obtained as shown in Figure 8.

Reset Input (pin 9): Applying VSS to this input results in resetting the timekeeping function of the clock; a pull-down depletion load is provided at this input. Time is reset to 12:00 AM in the 12-hour format, or 00:00 in the 24-hour format, See Table II.

12 or 24-Hour Select Input (pin 13): By leaving this pin unconnected, the clock is programmed to provide a 12-hour display format. This format provides for zero-blanking the most significant display digit (ten's of hours). An internal pull-down depletion load is again provided; connecting this pin to VSS programs the 24-hour display format. (See *Figure 8*).

Output Multiplexer Operation: Depending upon the selected display mode (see Table I), outputs from the appropriate internal counter are time division multiplexed to provide digit-sequential access to the data. Thus, instead of requiring 28 leads to interconnect a 4-digit clock and its display (7-segments per digit), only 11 output leads are required. Note that the MM5370 and MM5371 actually provide 13 outputs (4-digit anode drive outputs plus 9 "segment" cathode drive outputs). The two additional "segment" drives are provided to accommodate displays which feature a colon and/or AM/PM indication. (See sections on pin 16 and pin 17). The multiplexed code converter and output drivers are controlled by a multiplex oscillator. The oscillator and external timing components set the

frequency of the multiplexing function. Each digit anode is sequentially enabled for a time equal to the period of one cycle of the multiplex oscillator frequency.

When driving gas discharge displays which enclose more than one digit in a common gas envelope, it is necessary to either (1) inhibit the segment drive voltage(s) for a short time during inter-digit transitions, or (2) avoid physically adjacent inter-digit transitions. The MM5370 and MM5371 clocks utilize an interlaced output sequence to eliminate the need for inter-digit blanking circuitry and to prevent display arcing problems. The digit sequence is: (1) digit no. 1 (ten's of hours), (2) digit no. 3 (ten's of minutes), (3) blank for one digit time, (4) digit no. 2 (unit hours), (5) digit no. 4 (unit minutes), (6) blank for one digit time, etc. The two blanking intervals are provided to recharge level-translating capacitors located in the display segment drive lines (see Figure 8). Both segment data and digit enables are blanked. Figure 3 is a timing diagram which illustrates output timing.

Multiplex Timing Input (pin 14): The multiplex oscillator is shown in Figure 4. Adding an external resistor and capacitor to this circuit via the multiplex timing input produces a relaxation oscillator. The waveform at this input is a quasi-sawtooth that is squared by the shaping action of the Schmitt Trigger in Figure 4. Figure 5 provides guidelines for selecting the external components relative to the desired multiplex frequency. Figure 6 illustrates a method of synchronizing or driving the multiplex oscillator with an external timebase. The external RC timing components may be omitted and this input driven by an external timebase; the required logic levels are the same as the 60 Hz or 50 Hz input.

Output Circuits: All display output drivers are opendrain devices with sources common to V_{SS} (pin 5), see *Figure 7. Figure 8* illustrates interfacing the clock outputs and a gas discharge display.

Brightness Control Input (pin 15): Since display brightness is a function of cathode segment current, a capability of interrupting this current for a variable percentage of the digit interval results in a brightness control. Connecting this Schmitt Trigger input (see Figure 2) to VDD places all cathode segment drive voltages at the high level, thereby inhibiting the display. Conversely, VSS applied to this input enables the cathode segment drives. The Schmitt Trigger shaper provides approximately 1V of hysteresis, which facilitates using a waveform such as a sawtooth with a variable slope (or variable dc component) to effect the shaper output duty cycle and, therefore, the display brightness. The control waveform should be derived from the multiplex frequency; a circuit is included in Figure 8.

Alarm Operation and Output (pin 2): An alarm comparator (see Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. This latch enables the alarm output driver (see Figure 7), the output of which is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will sound if the latch output is not

temporarily inhibited by another latch set by the snooze input (pin 1) or reset by the alarm "OFF" input (pin 3). Alarm time setting and resetting are outlined in Table II. When initially powered, alarm is in "OFF" state.

Alarm "OFF" Input (pin 3): Momentarily connecting this pin to VSS resets the alarm latch and thereby silences the alarm. This input is also returned to VDD by an internal depletion load. The momentary alarm "OFF" input also readies the alarm latch for the next alarm comparator output; the alarm will sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm input should remain at VSS.

Snooze Timer Input (pin 1): Momentarily connecting this pin to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled to VDD by an internal depletion load. The snooze feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Sleep Timer and Output (pin 4): The sleep output at pin 4 can be used to turn off a radio (or other appliance) after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the

sleep display mode (see Table I) and setting the desired time interval (see Table II). This automatically results in a current-source output via pin 4 which can be used to turn on a radio. When the sleep counter, which counts downwards, reaches 00 minutes a latch is reset and the sleep output drive current is removed, thereby turning off the radio. This turn off also may be manually controlled (at any time in the count-down) by a momentary VSS connection to the snooze input (pin 1). This input is also returned to VDD by a depletion load. The output circuitry is the same as the alarm output (see Figure 7).

AM/PM Cathode Output (pin 16): Current with this writing, gas-discharge clock displays are available with two types of AM/PM indications, (1) AM and PM indicators common to digits 3 and 4 respectively; and (2) a PM only indication common to digit 1. Figure 3 illustrates an AM/PM cathode drive output that is compatible with both display types. Note that this same output also provides a non-blinking (steady) colon drive common to digit two. Power failure is shown by turning off this output at a 1 Hz rate.

Colon Cathode Output (pin 17): As an optional indication of clock operation, some users may prefer to display a 1 Hz activity. As shown in *Figure 3*, a cathode drive output is provided to facilitate a blinking colon.




FIGURE 1. MM5370 and MM5371 Digital Alarm Clock, Block Diagram

TABLE I. MM5370 and MM5371 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time	10's of Hours	Unit Hours	10's of Minutes	Unit Minutes
Alarm	10's of Hours	Unit Hours	10's of Minutes	Unit Minutes
Sleep	Blanked**	Blanked	10's of Minutes	Unit Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

Table II. MM5370 and MM5371 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
Time*	Slow	Minutes Advance at 2 Hz Rate
	Fast	Minutes Advance at 60 Hz Rate
	Both	Minutes Advance at 60 Hz Rate
	Reset	Time Resets to 12:00 AM (12-hour format)
	Reset	Time Resets to 00:00 (24-hour format)
Alarm	Slow	Alarm Minutes Advance at 2 Hz Rate
	Fast	Alarm Minutes Advance at 60 Hz Rate
	Both	Alarm Resets to 12:00 AM (12-hour format)
	Both	Alarm Resets to 00:00 (24-hour format)
Sleep	Slow	Subtracts Count at 2 Hz Rate
	Fast	Subtracts Count at 60 Hz Rate
·	Both	Subtracts Count at 60 Hz Rate

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).




FIGURE 2. 60 Hz (or 50 Hz) Input (or Brightness Control Input) Shaping Circuit

^{**}F segment is lit in 12-hour display mode. This may be eliminated by using circuit shown in Figure 9.




FIGURE 3. Output Timing Diagram




FIGURE 4. Multiplex Oscillator Circuit






FIGURE 5. Multiplex Timing Component Selection Guide (Typical Only)



Note 1: For synchronizing, free running period should be set to run slightly longer than external timebase over temperature.

Note 2: For driving, timing capacitor should be deleted.

FIGURE 6. Synchronizing or Driving Multiplex Oscillator





MM5375XX series clocks

general description

MM5375XX series clock is a monolithic MOS integrated circuit utilizing P-channel low threshold enhancement-mode and ion-implanted depletion-mode devices. It provides all the logic required to give a 4 or 6-digit 12-hour or 24-hour display from a 50 or 60 Hz input. An auxiliary counter allows various options. Available options have been listed under features. Power failure indication is provided to inform the user that incorrect time is being displayed. Setting time cancels this indication. MM5375XX is available in a 24-lead dual-in-line epoxy package.

features

- Single power supply
- Low power dissipation
- All counters resettable
- Fast and slow set controls
- Power failure indication

- Brightness control capability
- No illegal time display at turn-on
- Simple interface to gas discharge displays and LED's
- Internal digit multiplex oscillator
- Leading zero blanking
- Activity indicator
- 4 to 6-digit operation
- Available options[†]

application

- Alarm clocks
- Desk clocks
- Automobile clocks
- Industrial clocks
- Date clocks
- Minute timer clocks
- Seconds timer clocks

connection diagram

available options table †

10 MIN DIGIT DUTPUTS BRIGHTNESS COM ۷nn AUX COUNTER DIS 18' ALARM "OFF" 17 ALARM OUTPUT -16 SEGMENT OUTPUTS SLOW SET -9 п 15 FAST SET 10 E 14 60 Hz INPUT 11 V_{SS} 12

Dual-In-Line Package

FEATURE	FUNCTION	OPTION NAME									
12/10/12	TORCTION	AA	AB	AC	AD	AE.	AG	AH	AI	A.	
Input Frequency	60 Hz	•	•		•	•	•	•			
	50 Hz .			•			l	l	•		
Time Display	12-Hour	•	•	1	•		•	•		ı	
•	24-Hour			•		•		i			
Auxiliary Counter	Alarm Counter	•	•		1		•	ı			
	Date Counter	1 1		•	1 1			•			
	Minute Timer				•			l			
	Second Timer	1 1			1 1	•		l			
Alarm Signal	Tone *	•	•	N/A	N/A	N/A	•	N/A	•		
	DC Level	1 1		N/A	N/A	N/A		N/A			
Alarm Output	Modulated at 2 Hz		•	N/A	N/A	N/A	•	N/A	•		
	Not Modulated	1 1		N/A	N/A	N/A		N/A			
Alarm at Power Failure	"ON"	•	•	N/A	N/A	N/A	•	N/A		٠	
	"OFF"	1 1		N/A	N/A	N/A		N/A		ŀ	
Segment Output Polarity	VSS for Display		•		•		•	•			
	V _{DD} for Display	1 • 1		•		•			1 1		
AM or PM Indication	"OFF" During Time Display		•	N/A		N/A			N/A	N	
	Displayed at All Times	1 1		N/A	•	N/A	•	•	N/A	N	
8th Segment Blanked	Yes	1 1		N/A	N/A	N/A		N/A			
During Alarm Display	No	1 • 1	•	N/A	N/A	N/A	•	N/A			

*Tone is 1/6 multiplex frequency

TOP VIEW
Order Number MM5375XXN
See Package 22

absolute maximum ratings

Voltage at Any Pin Voltage at Any Display Output Pin Operating Temperature Storage Temperature

V_{SS} + 0.3V to V_{SS} - 30V V_{SS} + 0.3V to V_{SS} - 55V -25°C to +70°C -65°C to +150°C 300°C

electrical characteristics

Lead Temperature (Soldering, 10 seconds)

TA within operating range, VSS = 0V, VDD = -21V to -29V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Power Supply Voltage (VDD)	Excluding Outputs	-8.0		-29	V	
	Outputs Driving Displays	-21		-29	, V	
Power Supply Current	Excluding Outputs			8.0	mΑ	
60 Hz Input	."				*	
Frequency		DC	50/60	30k	Hz	
Logical High		Vss-1.0	v_{SS}	VSS	V	
Logical Low		VDD	VDD	V _{DD} +1.0	. \	
Brightness Control Range	Determined by External R and C,	0		95	9/	
% of Digit Time	(Figure 2)		4.			
Multiplex Oscillator Frequency Input	Determined by External R and C,	DC		30	kH:	
	(Figure 2)					
All Other Input Voltages						
Logical High Level		V _{SS} -1.0	V_{SS}	VSS	,	
Logical Low Level		VDD	V_{DD}	V _{DD} +2.0	,	
Power Failure Detect Voltage	(V _{DD} Voltage)	-1.0		-8.0	١	
Output Current	$V_{DD} = -21V \text{ to } -29V$					
Digit Select Outputs	V _{SS} = 0V					
Logical High, Source	V _{OH} = V _{SS} - 5V	8.0			m A	
Logical Low, Leakage	V _{OL} = V _{SS} - 45V			40	μA	
Segment Outputs						
Logical High, Source	V _{OH} = V _{SS} - 5V	2.0			m	
Logical Low, Leakage	skage VOL = VSS - 45V			10	μΑ	
Alarm Output						
Logical High, Source	V _{OH} = V _{SS} - 2V	1.5			m.	
Logical Low, Sink	VOL = VDD + 2V	1,			μλ	

functional description

A block diagram of the MM5375XX series of clocks is shown in *Figure 1*. The display modes are listed in Table I. The functions of the setting controls are listed in Table II. The following discussions are based on *Figure 1*.

60 Hz Input (Pin 11): A shaping circuit is provided to square the 60 Hz input (50 Hz optional). This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 3V of hysteresis. The shaper output drives a counter chain which performs the timekeeping function.

Time Setting Inputs (Pins 9 and 10): The time setting control functions are affected by the application of VSS to these 2 pins, which are internally pulled to the power

supply. Activating Fast Set (pin 10) causes the minutes counter to advance at a 60 Hz rate, thus clocking the hours counter at a rate of 1 hour per second. Slow Set (pin 9) advances the minutes counter at a rate of 2 minutes per second. Activating either Fast Set or Slow Set resets the seconds counter to zero. When Fast Set and Slow Set are activated simultaneously, all counters are reset to 12:00 p.m. and remain in that count until Slow Set is deactivated. The 2 time setting inputs affect only the counters that are displayed (either the timekeeping counters or the alarm counters).

8-Segment Test (Pin 24): For testing purposes, all 8-segment output lines may be activated by connecting pin 24.(S10 digit output) to VSS.

Brightness Control (Pin 21): In LED applications, brightness of the display may be varied by use of an external time constant. This time constant is used in the integrated circuit to control the pulse width or duty cycle of the 6-digit enable outputs, (Figure 2). In gas discharge applications, connect as shown in Figure 3.

Activity Indication (Pin 23): When all 6 digits are being used, it is not necessary to blink the colon to indicate operation of the clock, because the seconds digits provide this information. When only 4 digits are in use, the S1 digit (pin 23) may be connected to VSS. In this case, the colon flashes at a 1 Hz rate.

Multiplex Frequency (Pin 20): Applying an external time constant to this pin allows the multiplex frequency to be adjusted, (Figure 2).

Power Failure Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, the AM or PM and colon indicator will flash at a 2 Hz rate. If power drops completely, the clock will reset itself (on resumption of power) to a legal state, and the AM or PM and colon indicators will flash at a 2 Hz rate. In addition to the flashing AM or PM and colon indicator, if a power failure occurs when alarm "OFF" (pin 7) is at VDD (logical "0"), the alarm output will be activated (non-activated optional). A logical "1" (VSS) on pin 7 will deactivate the alarm signal.

8-Segment Outputs (Pins 13—19 and 22): These outputs contain multiplexed information for the display of 7-segment numerical readouts. The 8th segment is for the activation of AM/PM and colon(s) as included in the gas discharge displays for which these outputs are designed.

4-Digit Operation: Connect pin 23 to VSS.

Digit Enable Outputs (Pin 1–4, 23 and 24): These outputs are used to select the 6 digits and are synchronized with the segment outputs. If pin 23 is grounded, segment outputs will be blanked during the scanning of the seconds digits.

Auxiliary Counter: Alarm Counter Option: In this option, the auxiliary counter is programmed and used as an alarm counter. Pin 6 serves as both alarm display and snooze input pin. Alarm counter is displayed when pin 6 is held at VSS. Alarm setting (Table II) is done using alarm display, Fast Set (pin 10) and Slow Set (pin 9). If the alarm "OFF" input (pin 7) is open and whenever

the real time matches with the alarm time, the alarm comparator sets the alarm latch. This latch activates the alarm output (pin 8). The alarm will remain activated until the alarm "OFF" input is connected to VSS temporarily. This readies the alarm latch for next comparison. To deactivate the alarm output for more than 24 hours, the alarm "OFF" input is held at VSS for that long. When the alarm output is active, connecting pin 6 to VSS will interrupt the alarm signal for 6 to 8 minutes (snooze function).

Auxiliary Counter: Date Counter Option: In this option, the auxiliary counter is programmed and used as a month and day counter. The day counter counts up to 31 days and increments the month counter. The day counter rolls over from 31 to 1. The month counter counts up to 12 and rolls over to 1. The date counter can be displayed by connecting date display (pin 6) to VSS. The effects of Fast and Slow Set controls are shown in Table II. In this option, do not use the alarm output (pin 8).

Auxiliary Counter: Timer Option: In this option, the auxiliary counter is programmed and used as a timer counter. When the display pin 6 is connected to VSS, the elapsed time from the previous setting is displayed. The following sequence describes the use of the product as a minute (or seconds) timer.

- 1. Hold display pin 6 at VSS.
- Hold both Fast and Slow Set controls at VSS.
 Note: This will reset the timer counter to 12:00 in 12-hour mode and 00:00 in 24-hour mode.
- Release both the Fast and Slow Set controls simultaneously.
 Note: The timer counter starts counting minutes (or seconds).
- If it is required to monitor elapsed time continuously, retain the display pin 6 at VSS. Otherwise, release pin 6.
- Elapsed time can be displayed any time by holding pin 6 at VSS.

In this option, the clock can be used for up to 12 hours (12 minutes in seconds timer) of elapsed time in 12-hour mode and 24 hours (24 minutes in seconds timer) of elapsed time in 24-hour mode. The effect of Fast and Slow Set controls are listed in Table II. In these options, do not use the alarm output (pin 8).


Accuracy of Elapsed Time: Elapsed time = displayed time ± 1 minute (or second).

TABLE I. Display Modes

SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4	DIGIT NO. 5	DIGIT NO. 6
Time Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	10's of Seconds	Units Seconds
Alarm Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	φ	φ
Date Display	Month	Month.	Date	Date	φ	φ
Minute Timer Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	φ	φ
Second Timer Display	10's of Minutes	Units Minutes	10's of Seconds	Units Seconds	φ	φ

TABLE II. Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
Time Display	Slow	Minutes advance at 2.0 Hz rate and seconds are held at a reset (00) condition
	Fast	Minutes advance at 60 Hz rate and seconds are held at a reset (00) condition
	Both	Time resets to 12:00:00 p.m. (12-hour mode) or 00:00:00 (24-hour mode)
Alarm Display	Slow	Alarm minutes advance at a 2.0 Hz rate
	Fast	Alarm minutes advance at a 60 Hz rate
	Both	Alarm resets to 12:00 p.m. (12-hour mode) or 00:00 (24-hour mode)
Date Display	Slow	Date advances at a 2.0 Hz rate
	Fast	Date advances at a 60 Hz rate
	Both	Date counter resets to 12:00
Minute Timer Display	Slow	Minutes (auxiliary counter) advance at a 2.0 Hz rate
	Fast	Minutes (auxiliary counter) advance at a 60 Hz rate
	Both	Timer counter resets to 12:00 (12-Hour mode) or 00:00 (24-hour mode)
Second Timer Display	Slow	Seconds (auxiliary counter) advance at a 2.0 Hz rate
	Fast	Seconds (auxiliary counter) advance at a 60 Hz rate
	Both	Timer counter resets to 12:00 (12-hour mode) or 00:00 (24-hour mode)






FIGURE 2




FIGURE 3. Typical Application




FIGURE 4. 50 or 60 Hz Shaping Circuit




FIGURE 5. Output Timing Diagram



MM5376XX series clocks

general description

MM5376XX series clock is a monolithic MOS integrated circuit utilizing P-channel, low threshold, enhancement-mode and ion-implanted depletion-mode devices. It provides all the logic required to give a 4 or 6-digit 12-hour or 24-hour display from a 50 or 60 Hz input. An auxiliary counter allows various options. Available options have been listed under features. Power failure indication is provided to inform the user that incorrect time is being displayed. Setting time cancels this indication. MM5376XX is available in a 24-lead dual-in-line epoxy package.

features


- 50 or 60 Hz operation
- Single power supply
- Low power dissipation
- All counters resettable
- Fast and slow set controls
- Power failure indication

- Brightness control capability
- No illegal time display at turn-on
- Simple interface to gas discharge displays and LED's
- Internal digit multiplex oscillator
- Leading zero blanking
- Activity indicator
- 4 to 6-digit operation
- Available options[†]

application

- Alarm clocks
- Desk clocks
- Automobile clocks
- Industrial clocks
- Two time zone clocks
- Date clocks
- Minute timer clocks
- Seconds time r clocks

connection diagram



Note 1: 50 Hz input at pin 12 connect pin 13 to V_{DD}. Note 2: 60 Hz input at pin 12 connect pin 13 to V_{SS}.

> Order Number MM5376XXN See Package 23

available options table[†]

	FUNCTION	OPTION NAME							
FEATURE	FUNCTION	AA	AB	AD	AE	AG	AH		
Input Frequency	60 Hz	•	•	•	•	•	•		
	50 Hz	•	•	•	•	•	•		
Time Display	12-Hour	•	•			•	•		
	24-Hour				• ,				
Auxiliary Counter	Alarm Counter		•			•			
	Date Counter						•		
	Minute Timer			•					
	Second Timer				•				
Alarm Signal	Tone *	•	•	N/A	N/A	•	N/A		
	DC Level			N/A	N/A		N/A		
Alarm Output	Modulated at 2 Hz	•	•	N/A	N/A	•	N/A		
	Not Modulated			N/A	N/A		N/A		
Alarm at Power Failure	"ON"	•	•	N/A	N/A	•	N/A		
	"OFF"			N/A	N/A		N/A		
Segment Output Polarity	VSS for Display		•	•		•	•		
	V _{DD} for Display	·	·	ļ	•	l			
AM or PM Indication	"OFF" During	•	•		N/A	l			
	Time Display		l				ļ		
	Displayed at			•	N/A	•	•		
*	All Times			l	l				
8th Segment Blanked	Yes			N/A	N/A	1	N/A		
During Alarm Display	No	•	•	N/A	N/A	•	N/A		

^{*}Tone is '16 multiplex frequency

absolute maximum ratings

Voltage at Any Pin Voltage at Any Display Output Pin Operating Temperature V_{SS} + 0.3V to V_{SS} - 30V V_{SS} + 0.3V to V_{SS} - 55V -25°C to +70°C -65°C to +150°C

Storage Temperature
Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics

TA within operating range, VSS = 0V, VDD = -8V to -29V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Power Supply Current	Excluding Outputs			8.0	mA	
50/60 Hz Input Frequency		DC	60/50	10k	Hz	
Logic High		V _{SS} -1.0		VSS	.\	
Logic Low			V _{DD}	V _{SS} -15.0	\	
Brightness Control Range % of	Determined by External R and C	0		95	9	
Digit Time	(Figure 2)					
Multiplex Oscillator Frequency Input	Determined by External R and C	DC		10	kH	
	(Figure 2)					
All Other Input Voltages						
Logic High Level		V _{SS} -1.0	VSS	VSS	, ·	
Logic Low Level			V _{DD}	V _{SS} -15.0		
Power Failure Detect Voltage	(V _{DD} Voltage)	-1.0		-8.0	\	
Output Current Levels	V _{DD} = -21V to -29V					
Digit Select Outputs	V _{SS} = 0V					
Logic High, Source	V _{OH} = V _{SS} - 5.0V	8.0			m/	
Logic Low, Leakage	V _{OL} = V _{SS} - 45V			40	μ	
Segment Outputs						
Logic High, Source	V _{OH} = V _{SS} - 5.0V	2.0			m/	
Logic Low, Leakage	V _{OL} = V _{SS} - 45V			10	μ	
Alarm Output						
Logic High, Source	V _{OH} = V _{SS} - 2.0V	1.5			m/	
Logic Low, Sink	V _{OL} = V _{DD} + 2.0V	1.0			μΑ	

functional description

A block diagram of the MM5376XX series of alarm clocks is shown in *Figure 1*. The two display modes are listed in Table I. The functions of the setting controls are listed in Table II. The following discussions are based on *Figure 1*.

50 or 60 Hz Input (Pin 12): A shaping circuit is provided to square the 50 or 60 Hz input. This circuit

allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 3.0V of hysteresis. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select (Pin 13): 50 or 60 Hz input at pin 12 is selected by pin 13. 50 Hz operation is selected by connecting pin 13 to V_{DD} (pin 6) and 60 Hz operation is selected by connecting pin 13 to V_{SS} (pin 14).

Time Setting Inputs (Pins 10 and 11): The time setting control functions are affected by the application of VSS to these two pins, which are internally pulled to the power supply. Activating Fast Set (pin 11) causes the minutes counter to advance at 50 or 60 Hz rate, thus clocking the hours counter at a rate of one hour per second. Slow Set (pin 10) advances the minutes counter at a rate of 2 minutes per second. Activating either Fast Set or Slow Set resets the seconds counter to zero. When Fast Set and Slow Set are activated simultaneously, all counters are reset to 12:00 p.m. and remain in that count until Slow Set is deactivated. The two time setting inputs affect only the counters that are displayed (either the timekeeping counters or the alarm counters).

8-Segment Test (Pin 28): For testing purposes, all 8-segment output lines may be activated by connecting pin 24 (S10 digit output) to VSS.

Brightness Control (Pin 24): In LED applications, brightness of the display may be varied by use of an external time constant. This time constant is used in the integrated circuit to control the pulse width or duty cycle of the 6-digit enable outputs (Figure 2). In gas discharge applications, connect as shown in Figure 3.

Activity Indication (Pin 27): When all 6 digits are being used, it is not necessary to blink the colon to indicate operation of the clock, because the seconds digits provide this information. When only 4 digits are in use, the S1 digit (pin 27) may be connected to VSS. In this case, the colon flashes at a 1.0 Hz rate.

Multiplex Frequency (Pin 23): Applying an external time constant to this pin allows the multiplex frequency to be adjusted. See *Figure 2*.

Power Failure Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, the AM or PM and colon indicator will flash at a 2.0 Hz rate. If power drops

completely, the clock will reset itself (on resumption of power) to a legal state, and the AM or PM and colon indicators will flash at a 2.0 Hz rate. In addition to the flashing AM or PM and colon indicator, if a power failure occurs when alarm "OFF" (pin 8) is at VDD (logic "0"), the alarm output will be activated (non-activated optional). A logic "1" (VSS) on pin 8 will deactivate the alarm signal.

8-Segment Outputs (Pins 15–17, 19–22 and 26): These outputs contain multiplexed information for the display of 7-segment numerical readouts. The eighth segment is for the activation of AM/PM and colon(s) as included in the gas discharge displays for which these outputs are designed.

4-Digit Operation: Connect pin 23 to VSS.

Digit Enable Outputs (Pins 1-3, 5, 27 and 28): These outputs are used to select the 6 digits and are synchronized with the segment outputs. If pin 27 is grounded, segment outputs will be blanked during the scanning of the seconds digits.


Auxiliary Counter, Alarm Counter Option: In this option, the auxiliary counter is programmed and used as an alarm counter. Pin 7 serves as both alarm display and snooze input pin. Alarm counter is displayed when pin 7 is held at VSS. Alarm setting (Table II) is done using Alarm Display, Fast Set (pin 11) and Slow Set (pin 10). If the alarm "OFF" input (pin 8) is open and whenever the real time matches with the alarm time, the alarm comparator sets the alarm latch. This latch activates the alarm output (pin 9). The alarm will remain activated until the alarm "OFF" input is connected to VSS temporarily. This readies the alarm latch for next comparison. To deactivate the alarm output for more than 24 hours, the alarm "OFF" input is held at VSS for that long. When the alarm output is active, connecting pin 7 to VSS will interrupt the alarm signal for 6 to 8 minutes (snooze function).

TABLE I. Display Modes

SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4	DIGIT NO. 5	DIGIT NO. 6
Time Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	10's of Seconds	Units Seconds
Alarm Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	φ	φ
Date Display	Month	Month	Date	Date	φ	φ
Minute Timer Display	10's of Hours	Units Hours	10's of Minutes	Units Minutes	- φ	φ
Second Timer Display	10's of Minutes	Units Minutes	10's of Seconds	Units Seconds	φ	φ

TABLE II. Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
Time Display	Slow	Minutes advance at 2.0 Hz rate and seconds are held at a reset (00) condition
	Fast	Minutes advance at 60 Hz rate and seconds are held at a reset (00) condition
	Both	Time resets to 12:00:00 p.m. (12-hour mode) or 00:00:00 (24-hour mode)
Alarm Display	Slow	Alarm minutes advance at a 2.0 Hz rate
	Fast	Alarm minutes advance at a 60 Hz rate
	Both	Alarm resets to 12:00 p.m. (12-hour mode) or 00:00 (24-hour mode)
Date Display	Slow	Date advances at a 2.0 Hz rate
	Fast	Date advances at a 60 Hz rate
·	Both	Date counter resets to 12:00
Minute Timer Display	Slow	Minutes (auxiliary counter) advance at a 2.0 Hz rate
	Fast	Minutes (auxiliary counter) advance at a 60 Hz rate
	Both	Timer counter resets to 12:00 (12-Hour mode) or 00:00 (24-hour mode)
Second Timer Display	Slow	Seconds (auxiliary counter) advance at a 2.0 Hz rate
	Fast	Seconds (auxiliary counter) advance at a 60 Hz rate
	Both	Timer counter resets to 12:00 (12-hour mode) or 00:00 (24-hour mode)






FIGURE 2




FIGURE 3. Typical Application




FIGURE 4. 50 or 60 Hz Shaping Circuit




FIGURE 5. Output Timing Diagram



MM5377 auto clock

general description

The MM5377 Auto Clock is a monolithic MOS integrated circuit utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. The circuit interfaces directly with liquid crystal 4 digit displays and fluorescent tubes. The display format is 12 hours with leading-zero blanking and colon indication. A voltage sensitive output is provided that drives an energy storage network which performs as a voltage doubler/regulator. The circuit uses a 2 MHz crystal oscillator as the reference time base and is packaged in a 40 lead dual-in-line package.

features

- Crystal controlled oscillator (2.097152 MHz)
- 12 hour display format
- Colon output

- Leading zero blanking
- Hours and minutes set controls
- Crystal tuner output
- Voltage doubler control output
- Elimination of illegal time display at turn-on
- Direct interface to liquid crystal display
- Direct interface to fluorescent tubes
- Low standby power dissipation

applications

- Automobile clocks
- Desk clocks
- Portable clocks
- High accuracy clocks

block and connection diagrams




FIGURE 1.

Dual-In-Line Package LX BACKPLANE IGNITION INPUT 39 10 HOURS SET HOURS 38 V_{DD} HOURS AL 37 HOURS FI SET MINUTES 36 MODE SELECT HOURS GI 35 TIME TEST INPUT HOURS EL 34 OSC 1 HOURS DI 33 OSC 2 HOURS CI 32 Fosc/2 VOLTAGE CONVERTER CONTROL VGG HOURS B1 10 COLON 10 MINUTES A2 29 - CONVERTER DRIVE 10 MINISTES F2 13 .28 10 MINUTES G2 27 V_{SS} 14 10 MINUTES E2 26 10 MINUTES D2 VOLTAGE MONITOR 25 NC 10 MINUTES C2 17 24 MINUTES D3 10 MINUTES B2 23 MINUTES C3 MINUTES F3 22 19 MINUTES 83 MINUTES G3 MINUTES E3 MINHTES A3 TOP VIEW

FIGURE 2.

Order Number 5377N See Package 24

absolute maximum ratings

Voltage at V_{GG} Pin Voltage at Any Pin $V_{SS} + 0.3V$ to $V_{SS} - 30V$ $V_{SS} + 0.3V$ to $V_{SS} - 24V$ $-40^{\circ}C$ to $+85^{\circ}C$

Operating Temperature Storage Temperature

-65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics

 \dot{T}_A within operating range, V_{SS} = +9V to +20V, V_{DD} = 0V, V_{GG} = -10V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (V _{SS})	Outputs and OSC Operational	8	18	20	V
Power Supply Voltage (V_{GG})	Outputs and OSC Operational	-6	-8	-10	l v
Power Supply Voltage (V _{SS})	No Loss of Time Memory	5	18	20	V
Power Supply Voltage (V _{SS})	Ignition Open	7	9	20	V
Power Supply Voltage (V _{GG})	Ignition Open		0		V
Power Supply Current (I _{SS})	Ignition Open	1	3	5	mA
Input Frequency	OSC 1	DC	2.097152	2.1	MHz
Frequency of Outputs	Liquid Crystal Display f _{IN} = 2.097152 MHz		32		Hz
OUTPUT CURRENTS					
Display Segments Source Current Sink Current	V_{SS} = +18V V_{OUT} = V_{SS} - 1V V_{OUT} = V_{SS} - 17V	200 200			μΑ μΑ
Display Colon and 10's Hours Source Current Sink Current	V_{SS} = +18V V_{OUT} = V_{SS} - 1V V_{OUT} = V_{SS} - 17V	400 400			μ Α μ Α
Display Backplane Source Current Sink Current	$V_{SS} = +18V$ $V_{OUT} = V_{SS} - 1.2V$ $V_{OUT} = V_{SS} - 16.8V$	4 4			mA mA
Convertor Drive Output Source Current Sink Current	$V_{SS} = +10V$ $V_{OUT} = V_{SS} - 6V$ $V_{OUT} = V_{SS} - 8V$	500 100			. μΑ μΑ
FOSC/2 Source Current	$V_{SS} = +18V$ $V_{OUT} = V_{SS} - 2V$	200			μΑ
Voltage Monitor Source Current Trip Point	Zener = 16V	17	100 18	19	μA V

functional description

A block diagram of the MM5377 auto clock is shown in *Figure 1*. A connection diagram is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 1*.

Oscillator 1 (Pin 34) and Oscillator 2 (Pin 33)

A quartz crystal, resonant at 2.019752 MHz, two capacitors and one resistor, together with the internal MOS circuits form a crystal controlled oscillator as shown in *Figure 3*. Varying one of the capacitors allows precise frequency setting. For test purposes, OSC 1 is the input and OSC 2 is the output of an inverting amplifier.

FOSC/2 (Pin 32)

FOSC/2 is the output of the first divide-by-two stage. This output allows frequency tuning of the crystal oscillator without adding any additional capacitance to the oscillator circuit.

Set Hours (Pin 39) and Set Minutes (Pin 37)

Set Hours will advance the hours at a 1 Hz rate when the input is held at V_{DD} . While setting hours, the minute's counter may also advance the hours count. Set Minutes will advance the minutes at a 1 Hz rate, hold the internal seconds counter reset and cause the colon to blink at 1 Hz rate when the input is held at V_{DD} . Depressing both switches at the same time shall cause the clock to initiate a hold and not advance until the switches are released.

Mode Select (Pin 36)

Mode Select determines the shape of the output wave form as shown in Figure 4. With the input open or at V_{DD} , the output wave form is a 32 Hz square wave. Segments to be energized have the 32 Hz square wave 180° out of phase with respect to the backplane 32 Hz square wave. Segments not to be energized have their outputs in phase with the backplane output. With the mode select input at V_{SS} , the outputs are at a constant level. Segments to be energized are at V_{SS} , and segments not to be energized are at V_{DD} .

Time Test Input (Pin 35)

Time Test Input causes the circuit to cycle through a 12 hour period using an internal clock of 65536 Hz instead of 1 Hz to increment the seconds counter when the input is at $V_{\rm SS}$. The input also causes the mode of the outputs to change from 32 Hz square wave to constant levels.

Ignition Input (Pin 40)

The Ignition Input enables setting of the clock using the set hour or set minute inputs, and enables the drive to the display and the voltage doubler. When the input is at a voltage greater than 50 percent of the V_{SS} supply the time set, display and voltage doubler are enabled. When the input is open circuited or at V_{DD} , the time set, display and voltage doubler are disabled. The display outputs and backplane drive are held to V_{DD} when the display is disabled. This input does not affect the accuracy of the time keeping logic in any manner.

Voltage Converter Control (Pin 31)

The Voltage Converter Control input enables the voltage doubler to operate regardless of the state of the ignition input when it is at V_{DD} . When the input is open circuited or at V_{SS} , the voltage doubler is controlled by the ignition input.

Output Circuits

The Converter Drive output and all display outputs are push-pull stages with sources common to V_{SS} (Pin 27) and drains common to V_{DD} (Pin 38) as shown in Figure 5. FOSC/2 output is a open-drain stage with the source common to V_{SS} as shown in Figure 6. Figure 8 illustrates the interfacing between the clock and a liquid crystal display and the clock and fluorescent tubes. When driving fluorescent tubes, V_{GG} can be connected to V_{DD} .

Converter Drive (Pin 29) and Voltage Monitor (Pin 26)

The Converter Drive output oscillates at 65.636 kHz. The duty cycle of the wave depends on the state of the Voltage Monitor input pin as shown in Figure 7. With Vss on the input pin, the duty cycle of the output wave is 50%, which enables the voltage doubler. Once the input pin is a few volts above the zener breakdown voltage of its' zener diode (Figure 8), the duty cycle of the output is 0% or held at VDD, which disables the voltage doubler. Therefore, the duty cycle of the output wave form varies from 50% to 0% as the voltage at the voltage monitor input pin varies. Therefore, the voltage to the chip is regulated about 2V above the zener breakdown voltage.

Colon Output (Pin 10)

The colon output indicates the clock is counting by blinking at a 1/2 Hz rate. When setting minutes, the colon blinks at 1 Hz rate.

typical applications




FIGURE 3. Crystal Oscillator




FIGURE 4. Output Timing Diagram




FIGURE 5. Push-Pull Output Circuit




FIGURE 6. Open Drain Output Circuit

typical applications (con't)




FIGURE 7. Operation of Converter Drive




FIGURE 8. Typical Application

Clocks



MM5378, MM5379 auto clocks

general description

The MM5378 and the MM5379 auto clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. The MM5378 circuit interfaces with vacuum fluorescent 4-digit displays. The MM5379 circuit interfaces with gas-discharge 4-digit displays. The display format is 12 hours with leading-zero blanking and colon indication. The time keeping function operates from a 2 MHz crystal controlled or externally applied source.

features

- Crystal-controlled oscillator (2.097152 MHz)
- 12-hour display format
- Blinking colon output


- Leading-zero blanking
- Hours and minutes set controls
- Brightness control capability
- No illegal time display at turn-on
- Simple interface to vacuum fluorescent and gas discharge displays
- Low standby power dissipation

applications

- Automobile clocks
- Desk clocks
- Portable clocks
- High accuracy clocks


connection diagram

Dual-In-Line Package



Order Number MM5378N or MM5379N See Package 20

block diagram



absolute maximum ratings

Voltage at Any Pin Voltage at Any Display Output or Switch Input Pin (MM5379 Only) $V_{SS} + 0.3V$ to $V_{SS} - 25V$ $V_{SS} + 0.3V$ to $V_{SS} - 55V$

Operating Temperature Storage Temperature

-40°C to +85°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics T_A within operating range, $V_{SS} = 9V$ to 20V, $V_{DD} = 0V$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (VSS)	Outputs and Osc. Operational	9		20	V
Power Supply Voltage (VSS)	No Loss of Time Memory	5	,	25	V
Power Supply Current (ISS)	No Output Loads	1		5	mA
Input Frequency (Osc. 1 or Osc. 2)		dc	2.097152	2.1	MHz
Oscillator Input Voltage Logical High Level Logical Low Level	(Note 1)	V _{SS} -1.5		V _{SS} V _{SS} -5.5	V V
Switch In Voltage (MM5378) Logical High Level Logical Low Level	Internal Depletion Device to VSS	V _{SS} -1.5	V _{SS} V _{DD}	V _{SS} V _{SS} -5	V
Switch In Voltage (MM5379) Logical High Level Logical Low Level	Internal Depletion Device to VSS	V _{SS} -5	V _{SS}	V _{SS} -25	V V
Output Currents (MM5378)					
Digit Outputs Logical High Level Logical Low Level	$V_{OH} = V_{SS} - 1V$ $V_{OL} = V_{DD}$	8.0		40	mA μA
Segment Outputs Logical High Level Logical Low Level	V _{OH} = V _{SS} - 1V V _{OL} = V _{DD}	2.0		10	mA μA
Output Currents (MM5379) Digit Anode Outputs					
Logical High Level Logical Low Level	$V_{OH} = V_{SS} - 5V$ $V_{OL} = V_{SS} - 45V$	8.0		40	mA μA
Segment Cathode Outputs Logical High Level	V _{OH} = V _{SS} - 5V	2.0		10	mA μA
Logical Low Level	$V_{OL} = V_{SS} - 45V$				1 7.,

Note 1: These are the input levels required if an external oscillator input is preferred, using Osc. 2 (pin 5) as the input while holding Osc. 1 (pin 6) to VSS.

functional description

A block diagram of the MM5378 and the MM5379 auto clocks is shown in *Figure 1*. Connection diagrams for these devices are shown on the front page. Unless otherwise indicated, the following discussions are based on *Figure 1*.

Crystal Oscillator: A quartz crystal, resonant at 2.097152 MHz, two capacitors and one resistor, together with the internal MOS circuits form a crystal-controlled oscillator as shown in *Figure 2*. Varying one of the capacitors allows precise frequency setting. For test purposes, Osc. 1 is the input and Osc. 2 is the output of an inverting amplifier.

Time Setting: Time setting is accomplished via the switch input pin. If this input is a logic high during the M1 digit time, the minutes counter will advance at a 2 Hz rate with no carry to hours counter and will also cause seconds counter to reset. If the switch input is a logic high during the M10 digit time, the hours counter will advance at a 2 Hz rate, minutes and seconds counter will continue in real time. If the switch input is a logic high during H1 digit time, seconds, minutes, and hours counters will reset to 12:00:00. If this input is a logic high during H10 digit time, a test mode will exist in which the minutes counter will advance at a 65.536 kHz rate with carry to hours counter (see Figure 3). An




FIGURE 2. Crystal Oscillator

internal pull-up resistor to VSS provides normal timekeeping.


Output Multiplex Operation: Outputs from the appropriate internal counter are time division multiplexed at a 2048 Hz rate. The MM5378 and MM5379 provide 12 outputs (4 digit-anode drive outputs plus 8 segmentcathode drive outputs). The additional "segment" drive is provided to accommodate displays which feature a colon. The colon output is switched at a 1/2 Hz rate to provide a blinking colon as a short-time indication that the clock is operating.

When driving vacuum fluorescent displays which enclose more than one digit in a common gas envelope, it is necessary to either (1) inhibit the segment drive

voltage(s) for a short time during inter-digit transitions, or (2) avoid physical adjacent inter-digit transitions. The MM5379 auto clock utilizes an interlaced output sequence and inter-digit blanking circuitry to prevent display arcing problems. The digit sequence is: (1) digit no. 4 (unit minutes), (2) digit no. 2 (unit hours), (3) digit no. 3 (ten's of minutes), (4) digit no. 1 (ten's of hours), etc. Blanking intervals are provided to recharge leveltranslating capacitors located in the display segment drive lines (Figure 6). Both segment data and digit enables are blanked. Figure 4 is a timing diagram which illustrates output timing for the MM5379. Figure 5 is a timing diagram which illustrates output timing for the MM5378.

Brightness Control: Since display brightness is a function of cathode segment current, a capability of interrupting this current for a variable percentage of the digit interval results in a brightness control. Depending on the magnitude of the voltage applied, the digit "ON" time will vary from 0% to 100% of its possible period in 8 1/3% increments. This is illustrated in Figures 4 and 5.

Output Circuits: All display output drivers, both digit and segment outputs, are open-drain enhancement devices (Figure 6). Thus, all outputs are capable of sourcing currents while external pull-downs are required to sink currents. Figure 7 illustrates method of interfacing these outputs to gas discharge displays.






FIGURE 4. MM5379 Output Timing Diagram

FIGURE 5. MM5378 Output Timing Diagram




FIGURE 6. Output Circuits




FIGURE 7. Typical Application for MM5379

Clocks



MM5382, MM5383 digital calendar clock radio circuits

general description

The MM5382 and MM5383 digital calendar clock circuits provide the timing, control, and interface circuitry for a minimum-cost, solid state, digital clock

The timekeeping function operates in either a 12-hour or a 24-hour mode. The MM5382 is the 12-hour version, and has a month-date format; the MM5383 is the 24-hour version, and has a date-month format.

Outputs consist of a presettable 59-minute sleep timer (e.g., a timed radio turn off) and an alarm tone. A power failure indication warns the user that the time displayed may be in error.

Other features include: alarm display; brightness control; 24-hour alarm set; PM indication; fast and slow set controls; and a 9-minute snooze alarm. (The MM5383 has an alarm "ON" indicator.) Both circuits provide open drain outputs for the direct drive of LED displays to 15 mA.

features


- 50 or 60 Hz operation
- 12 hour, month-date (MM5382) or 24 hour, datemonth (MM5383) display
- PM indication (MM5382)

- Leading zero blanking
- 24-hour alarm setting
- Power failure indication (the word "OFF" is displayed in MM5382 and all "ON" digits blink in MM5383
- Brightness control
- Date display (4 year calendar)
- Presettable 59-minute sleep timer
- Alarm display
- Fast and slow set sleep and alarm
- 9 minute snooze alarm
- Blinking colon
- Alarm "ON" indication (MM5382 only)
- Alarm tone output
- No illegal time or date display at turn-on

applications

- Alarm clock
- Desk clock
- Clock radios
- Stop watch
- Industrial clock
- Portable clock
- Timer
- Sequential controllers

connection diagrams



Order Number MM5382N See Package 24

Dual-In-Line Package -10 HRS – d 10 HRS -39 -10 HRS - c HR - e 10 HRS - I BRIGHTNESS REF. OUTPUT ALARM OUTPUT SLEEP DUTPUT 50/60 Hz DRIVE 50/60 Hz SELECT HR - f 31 COLON MM5383 -10 MINS -- b Vnn 29 -10 MINS - a DATE DISPLAY/ADVANCE 28 -10 MINS -- f ALARM ON/OFF 27 10 MINS – g ALARM DISPLAY, SET/SNOOZE 26 -10 MINS - e SEQUENCE/SLEEP DISPLAY 25 -10 MINS - d BRIGHTNESS REF. INPUT -10 MINS -- c 23 MIN - e 22 MIN – d MIN - b 21 MIN - c TOP VIEW

> Order Number MM5383N See Package 24

absolute maximum ratings

Voltage at Any Pin except Segment,

Colon, and PM

VSS +0.3V to VSS -10V

Voltage at Segment, Colon, and PM Operating Temperature

 -25° C to $+70^{\circ}$ C

VSS +0.3V to VSS -28V

Storage Temperature

-65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

Maximum Power Dissipation

300°C 1 Watt

Electrical Characteristics

 $V_{SS} = +18V \text{ to } +26V, V_{DD} = 0V,$

with specified output drive

unless otherwise specified

Functional Clock Voltage

TA within Operating Range

 $V_{SS} = +8V \text{ to } +26V, V_{DD} = 0$

(No output drive spec)

electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	No output levels	,			
	V _{SS} = 8V			4	mA
	V _{SS} = 26V			5	mA
50/60 Hz Input					
Frequency		DC	50 or 60	30k	Hz
Voltage	V _{SS} = 18V		50 01 00	JUK	HZ.
Logical High Level	V55 10V	V _{SS} -1	V _{SS}	Vas	
Logical Low Level		VDD	V _{DD}	VSS	
		\ \U_0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _{DD} +1	
Switch Input Voltages					
(Date, Sequence, Alarm				1	İ
Enable, Alarm Display)					1
Logical High Level		V _{SS} -1	V _{SS}	Vss	
Logical Low Level (1)	Nominal Floating Level	V _{SS} -3	Float	.V _{SS} -6	\ \
Logical Low Level (2)		. V _{DD}	V _{DD}	V _{DD} +2	V
All Other Input Voltages					
Logical High Level		V _{SS} -1	V _{SS}	V _{SS}	ĺ
Logical Low Level	Internal Depletion Load			V _{SS} -15	
	to V _{DD}				
Power Failure Detect Voltages	(VSS Voltage)	1.0		8.0	V
Output Currents:	V _{SS} = 18V to 26V, V _{DD} = 0V				•
All Segments and Colon					
Logical High Level, Source	V _{OH} = V _{SS} -2V	15			mA
Logical Low Level, Leakage	VOI = VSS -10V			- 10	μΑ
PM Indicator and Alarm Indicator					, , ,
Logical High Level, Source	V _{OH} = V _{SS} –2V	15	,		0
Logical Low Level, Leakage	V _{OH} = V _{SS} = 10V	10		10	mA
· · · · ·	1 .OU .22 .o.			10	μΑ
Alarm and Sleep Outputs	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
Logical High Level, Source	$V_{OH} = V_{SS} - 2V$	2	, .		m,A
Logical Low Level, Sink	V _{OH} = V _{SS} -15V	500			μΑ
Alarm Output Tone	V _{SS} = 18V to 26V	400		2000	Hz
Frequency Modulated with 2 Hz					
Total Power Dissipation	V _{SS} = 26V, V _{DD} = 0V			830	. mW
	IOUT (25 Segments) = 15 mA				
	T = 70°C				
	V _{OUT} = V _{SS} -2V				

block diagram




FIGURE 2.

TABLE I. Display Modes and Setting Control Functions

FUNCTION	STEP	DATE DISPLAY/ ADVANCE	ALARM DISPLAY - SET/SNOOZE	SEQUENCE/SLEEP DISPLAY
Display Time	1	Float	Float	Float
Set Time	1	Float	Float	Momentary connect to VDD for each step of setting time and calendar
	2	V _{DD}	Float	Float
Display Alarm	1	Float	Connect to VDD for < 2 seconds	Float
Set Alarm: 2 Hz Rate	1	Float	Connect to V _{DD} for > 2 seconds	Float :
60 Hz Rate	2	V _{DD}	V _{DD}	Float
Display Sleep	1	Float	Float	Connect to VSS for < 2 seconds
Set Sleep: 2 Hz Rate	1	Float	Float	Hold V _{SS} for > 2 seconds (Advances at 2 Hz Rate)
60 Hz Rate	2	VDD (Advances at 60 Hz Rate)	Float	Vss

functional description

Connection diagrams for the MM5382 and the MM5383 Digital Clock Radio Circuits are shown in *Figure 1*. A block diagram of these devices is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 2*. *Figure 3* shows the general purpose alarm clock and procedure to set the time, month, day, alarm and sleep counters. Table I shows the display modes and setting control functions.

50 or 60 Hz Drive: A shaping circuit is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 4V of hysteresis. A simple RC filter should be used to remove possible linevoltage transients that could either cause the clock to gain time or damage the device. The input should swing between VSS and VDD. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz base. This counter is programmed to divide by 60 simply by leaving the pin unconnected; a pull-down to VDD is provided by an internal resistor. Operation at 50 Hz is programmed by connecting this input to VSS.

Alarm Operation: The internal alarm comparator senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The alarm latch remains set for 59 minutes during which time the alarm or radio will sound if the latch outputs are not temporarily inhibited by another latch set by the snooze input or reset by the alarm "OFF" input.

Alarm ON/OFF/RADIO Input: Momentarily leaving this input unconnected resets the alarm latch and thereby silences the alarm. This input is also used to determine if the alarm or the sleep output will be enabled when the alarm latch is set. By connecting the input pin to VDD, both the alarm output and the sleep output (radio) are enabled when the alarm latch is set. If the input pin is connected to VSS, only the sleep output (radio) is enabled when the alarm latch is set. Momentarily leaving this pin unconnected also readies the alarm latch for the next comparator output, hence, the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the Alarm ON/OFF Radio input pin should remain unconnected.


Alarm Output: The alarm output signal is a tone of from 400 Hz to 2000 Hz, which is gated on and off at a 2 Hz rate.

Alarm Display, Set/Snooze: Momentarily connecting this pin to VDD when the alarm and sleep outputs are disabled displays the alarm setting for 1.5 to 2 seconds. The display shows the hours and minutes of the alarm setting, a constant colon and a PM indication if the clock is in the 12 hour mode. If the input pin is held to VDD for longer than 2 seconds, the minutes of the alarm counter start to advance at a 2 Hz rate. To increase the rate that the alarm counter is set at, also connect the Date/ Advance input pin to VDD. The minutes of the alarm counter will now advance at a 60 Hz rate. By momentarily connecting the input pin to VDD when the alarm or sleep output is enabled, snooze is enabled for 8 or 9 minutes. Snooze inhibits the alarm output for between 8 and 9 minutes, after which the alarm output is enabled again. Snooze has no effect on the sleep output. The snooze feature may be repeatedly used during the 59 minutes in which the alarm latch remains set. Momentarily connecting this input pin to VDD when the clock is in the power failure mode stops all power failure indications and displays alarm. If this pin is connected to VSS and date advance pin is connected to VSS, the clock is in a test mode. All outputs are enabled and time and alarm are set to 12:00 AM, the date is set to the 12th month and the 1st day, and the sleep counter is set to 00 minutes. If the Alarm Display, Set/Snooze is at VSS, all outputs and inputs are disabled except 50/60 Hz Select and 50/60 Hz Drive.

Sleep Timer and Output: The sleep output can be used to turn off a radio after a desired interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode and setting the desired time interval. This automatically results in a current-source output, which can be used to turn on a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning off the radio. This turn-off may also be manually controlled (at any time in the countdown) by a momentary VDD connection to the Alarm Display, Set/Snooze input.

Sequence/Sleep Display and Set: If left open, time or the counter to be set is displayed. Momentarily connecting this pin to VSS displays the sleep counter for 1.5 to 2 seconds. If after 2 seconds the pin is still at VSS, the sleep counter will decrement at a 2 Hz rate. To

increase the rate at which the sleep counter is decremented, also connect the Date/Advance pin to VDD. The sleep counter will now decrement at a 60 Hz rate. Momentarily connecting the Sequence pin to VDD steps the clock through its set modes. There are 6 states; they are real time, set hours, set minutes, set month (12 hour mode), set day (12 hour mode), and the holding state. When real time is displayed, a momentary connection to VDD advances the clock to the set hours state. In this state, hours are displayed, minutes are blanked, the colon is constant, and an A or P is displayed in the unit minutes position if the clock is in the 12 hour mode. To set hours, the Date/Advance pin is connected to VDD. The next time the Sequence pin is connected to VDD, the clock is advanced to the set minutes state. In this state, the minutes are displayed, the hours are blank, the colon is constant and the PM indication is displayed if the clock is in the 12 hour mode and set for PM. The next state the clock advances to is the set left state. In the 12 hour mode, this is a month set state. For the 24 hour mode, this is a day set state. In this state, the left two digits of the display are shown, the colon and the right two digits of the display are blank. The next state the clock advances to is the set right state. In this state, the day in the 12 hour mode or month in the 24 hour mode is displayed in the right two digits of the display.



Time and Date Display Format in 'Set' Mode

The left two digits and colon are blank. The next transition on the Sequence input displays real time if the minutes were not set. If the minutes counter was set, the next state the clock advances to is the holding state. In this state the time and the colon are blinking at a 2 Hz rate and held to the set time. To leave the holding state, the Sequence Input is connected to VDD momentarily. If the clock remains in any state except the holding state for more than 10 seconds without being set, the clock will automatically advance to real time or the holding state if minutes were set.

Note: Time set mode should not be initiated while in alarm or sleep display 2 second time out. Time set mode should be sequenced only when the clock displays real time

Date/Advance Input: If left open, this input has no effect on the clock. Momentarily connecting this pin to VDD displays the date for 1.5 to 2 seconds if the clock was not in a set state. If after 2 seconds the input pin is still at VDD, the date remains displayed until the input pin is released. If the Date/Advance pin is connected to VDD when the clock is in a set mode, the counter displayed will advance at a 2 Hz rate until the pin is released. Connecting this input pin to VDD when the sleep counter or the alarm counter is displayed advances the displayed counter at a 60 Hz rate. If the Date/Advance pin is connected to VSS, the seconds counter is bypassed and minutes counter advances at a 1 Hz rate.

Colon: The colon output blinks at a 1 Hz rate in the run mode. It is constant during set hours and minutes, and alarm display. The colon is blank for date display. The colon blinks at a 2 Hz rate in the holding state.

REAL TIME AND DATE SETTINGS SEQUENCE HOUR DISPLAY 10 SECONDS (ADVANCE FLOATING) 12: 4 OR P SEQUENCE 10 SECONDS MINUTE DISPLAY (ADVANCE FLOATING :59 ADVANCE' AT V_{DD} SETS AT LSEQUENCE 2 Hz RATE 10 SECONDS (ADVANCE FLOATING) LEFT DISPLAY MONTH MM5382 SEQUENCE 10 SECONDS (ADVANCE FLOATING) RIGHT DISPLAY SEQUENCE YES HOLDING STATE SEQUENC

Time and Date Set Flow Chart MM5382, 12-Hour Mode

Alarm Indication Output: Whenever the alarm is enabled, the Alarm Indicator output is turned on. It is used to indicate to the user that the alarm has been set.


PM Output: The PM Output is available only in the MM5382. This output is enabled only when time or alarm are displayed.

Power Failure Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of the correct time, in the MM5382 the word 'OFF' is displayed blinking at a 2 Hz rate, in the MM5383 all the 'ON' segments blink at 2 Hz rate and the colon is blank. Momentarily connecting the Alarm Display Set/Snooze input to VDD displays first the alarm for 1.5 to 2 seconds and then real time. In addition, if the alarm was "ON" the Alarm "ON/OFF" input should also be momentarily connected to VDD.

LED CURRENT CONTROL INPUT AND REFERENCE OUTPUT

Pin (15) MM5382, pin (16) MM5383 controls the gate voltage at all the display outputs and the reference device. The output drives can be disabled by connecting pin 15 MM5382, 16 MM5383 to VSS. This wire-OR capability allows the display to be used for other functions (e.g., temperature). The output current can be controlled two ways; 1) driving the output in saturated mode; 2) driving the output in linear mode. (Refer to Figures 4 and 5.)

 The reference device pins (4, 15) MM5382 (5, 16) MM5383 are connected as diodes and an external resistor is used to set the desired current in these diodes (see *Figure 4*). The segment drivers of all digits are connected as current mirrors. The drain



Time and Date Set Flow Chart MM5383, 24 Hour Mode

voltage V1 of the segment drivers is selected such that these devices operate in saturation mode. Since the drain current variation in saturation mode operation of the MOS device is relatively constant, the segment drive current does not vary significantly, even though V1 is increased considerably. However, as the voltage across the output buffers increases, average power dissipation also increases linearly. This technique of current control is recommended to be used only with low current LEDs (1–7 mA).

2. The high current drive requirement of large LED displays can be accomplished by operating the segment drivers in the linear mode. The circuit for high current LED drivers is shown in Figure 5. The reference output device is used in series with a reference LED, diode and current setting resistor. A high beta PNP transistor provides the current drive for all the segments. A reference voltage V3 is developed which compensates for variations in MOS process parameters and the variations in the voltage drop across the LED. The resistor sets the current in the reference LED which sets the reference voltage V3 which in turn sets the current in the LEDs equal to resistor current minus the base current of the transistor. Variation in second supply voltage does not vary the LED currents so long as the PNP transistor is kept operating in the linear mode. Full wave rectified power supply without any filtering can be used as a second supply voltage V2. The LED brightness can be varied by using a variable resistor.

Figure 6 shows a LED drive circuit which uses a single resistor. The resistor controls the total current flowing through all the segments. Brightness shall vary depending on number of segments that are "ON" at that time.

Radio Frequency Interference: All display outputs include circuitry to slow up the switching transition time to minimize radio frequency interference.

Clock Set Up Procedure: (MM5382)

- 1. Connect 110V supply.
- 2. Blinking 'OFF' displayed.
- Momentarily connect alarm display set/snooze pin (13) to VDD which removes "OFF" and displays first the alarm for 1.5 to 2 seconds, then real time.
- 4. Momentarily connect alarm "ON/OFF" to VSS.
- Wait till the colon starts blinking. (Approximately 2 seconds.)
- 6. Time setting
 - Momentarily connect sequence pin (14) to VDD display shows hour and AM or PM. Connect advance pin (11) to VDD to advance hour.
 - b. Connect pin (14) momentarily to V_{DD} display shows minutes, connect pin (11) to V_{DD} and set minutes.
 - c. Connect pin (14) momentarily to V_{DD} display shows month, connect pin (11) to V_{DD} and set month.
 - d. Connect pin (14) momentarily to V_{DD} display shows date, connect pin (11) to V_{DD} and set date.
 - e. Connect pin (14) momentarily to V_{DD} and the real time is displayed at 2 Hz rate.
 - f. Connect pin (14) momentarily to V_{DD} again and real time is displayed continuously.
- 7. Alarm setting
 - a. Connect alarm display pin (13) to V_{DD} and hold it for more than 2 seconds. Alarm minutes will advance at slow rate.
 - b. Connecting pin (11) and pin (13) to V_{DD} simultaneously will advance the alarm time at a fast rate.
 - c. Set the desired alarm time.
- 8. Sleep time setting
 - Connect, sleep display, pin (14) to V_{SS} and hold it for more than 2 seconds. Sleep time will decrement at slow rate.
 - b. Connecting pin (11) and pin (14) to V_{DD} simultaneously will decrement the sleep time at a fast rate.
 - c. Set the desired sleep time.
- 9. Connect pin 12 to VDD to activate alarm.

Note: Time and date setting must be done only in the real time display mode.




FIGURE 3. Calendar Alarm Clock Using the MM5382 and a LED Display




FIGURE 4(a). Low Current LED Drive Control Circuit (1-7 mA)




FIGURE 4(b). Segment Current vs V_I (V_{DD} at -18V) (Typical Output Characteristics)




FIGURE 5(a). High Current LED Drive Current Circuits (7-15 mA)




FIGURE 5(b). RON vs VDD (VDS at -1V) (Typical Output Characteristics)




FIGURE 6. Simple LED Drive Circuit




FIGURE 7. I_{IN} vs V_{IN} (Typical Input Depletion Load Characteristics)





MM5384 LED display digital clock radio circuit

general description

The MM5384 digital clock radio circuit is a monolithic MOS integrated circuit utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. It provides all the logic required to build several types of clocks and timers. Four display modes (time, seconds, alarm and sleep) are provided to optimize circuit utility. The circuit interfaces directly with 3 1/2 digit 7-segment LED displays. The timekeeping function operates from either a 50 or 60 Hz input, and the display format is 12 hours (with leading-zero blanking and AM/PM indication) or 24 hours. Outputs consist of display drivers, sleep (e.g., timed radio turn-off), and alarm enable. Power failure indication is provided to inform the user that incorrect time is being displayed. Setting the time cancels this indication. The device operates over a power supply range of 8-26V and does not require a regulated supply. The MM5384 is packaged in a 40 lead dual-in-line package.

features

- 50 or 60 Hz operation
- Single power supply
- 12 or 24 hour display format
- AM/PM outputs
- Leading-zero blanking
- 12-hour format

- 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Blanking/brightness control capability
- Elimination of illegal time display at turn-on
- Direct interface to 0.5" LED displays
- 9-minute snooze alarm
- Presettable 59-minute sleep timer

applications

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

block and connection diagrams COMMON O 18 SOURCE 12/24 HOUR O Dual-In-Line Package 50/60 HZ INPUT SHAPING PM OST 39 10 HRS — b&c COLON (1 Hz) 50/60 HZ O 38 HRS – f TO 10'S 12/24 HR SELECT 37 HRS - g BLANKING IN SECONDS HRS - a 35 HRS – 6 MINUTES CODE CON-Verters 50/60 Hz IN 34 HRS - d ALARM FAST SET IN 33 HRS - c ALARI AND 32 HRS – e OUTPUT DRIVERS SECS DISPLAY IN TO HRS 31 10 MINS — 1 ALARM DISPLAY IN SNOOZE O ALARM COMPARATOR 30 10 MINS — 9 SLEEP DISPLAY IN 29 10 MINS — a&d SLEE Vnn 28 10 MINS - b TO 10'S OF MINS DIGIT vss SLEEP OUT -10 MINS - e 26 10 MINS - c ALARM OFF IN 25 MINS – f ALARM OUT SLEEP DIS O SNOOZE IN MINS – g 23 **OUT COMMON SOURCE** - MINS – a 22 SECONDS O MINS -MINS -- b MINS ... e BLANKING 04 SLOW SET O FAST SET O Order Number MM5384N V_{SS} O 13 See Package 24 V_{DD} O 12 FIGURE 1. FIGURE 2

absolute maximum ratings

Voltage at Any Pin Except Segment Outputs $\begin{array}{lll} \text{VSS} + 0.3 \text{ to VSS} - 30\text{V} \\ \text{Voltage at Segment Outputs} & \text{VSS} + 0.3 \text{ to VSS} - 15\text{V} \\ \text{Operating Temperature} & -25^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{Lead Temperature (Soldering, 10 seconds)} & 300^{\circ}\text{C} \\ \end{array}$

electrical characteristics

 T_A within operating range, $V_{SS} = 24V$ to 26V, $V_{DD} = 0V$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage	Output Driving Display	24		26	٧
	Functional Clock	8		26	V
Power Supply Current	No Output Loads				
	V _{SS} = 8V			4	mA
	V _{SS} = 26V		l ·	5	mA
50/60 Hz Input Frequency Voltage	V _{SS} = 8V to 26V	dc	50 or 60	10k	Hz
Logical High Level	·	V _{SS} -1	VSS	VSS	V
Logical Low Level		VDD	VDD	V _{DD} +2	V
50/60 Hz Input Leakage				10	μΑ
Blanking Input Voltage					
Logical High Level		V _{SS} -1	VSS	VSS	V
Logical Low Level		VDD	V _{DD}	V _{SS} -5	V
Blanking Input Leakage				10	μΑ
All Other Input Voltages					
Logical High Level		V _{SS} -1	VSS	VSS	V
Logical Low Level	Internal Depletion Device to V _{DD}	V _{DD}	V _{DD}	V _{SS} -6	V
Power Failure Detect Voltage	(VSS Voltage), (Note 2)	1		8	V
Count Operating Voltage		8		26	V
Hold Count Voltage	(Note 2)			26	V
Output Current Levels	V _{SS} = 24V to 26V,				
	Output Common = VSS				
10's of Hours (b & c), 10's of					
Minutes (a & d)					
Logical High Level, Source	V _{OH} = V _{SS} - 7V	10			· mA
Logical Low Level, Leakage	V _{OL} = V _{SS} - 14V	İ		10	μΑ
1 Hz Display	•			*	
Logical High Level, Source	V _{OH} = V _{SS} - 7	15			mA
Logical Low Level, Leakage	V _{OL} = V _{SS} - 14			. 10	μΑ
All Other Displays					
Logical High Level, Source	V _{OH} = V _{SS} - 7V	5	2		mA′
Logical Low Level, Leakage	V _{OL} = V _{SS} - 14V			, 10	μΑ
Alarm and Sleep Outputs	V _{SS} = 24V				
Logical High, Source	$V_{OH} = V_{SS} - 2$	500			μΑ
Logical Low, Sink	V _{OL} = V _{DD} + 2	. 1	1	-	μΑ

Note 1: Segment Output Current must be limited to 6 mA maximum by user; power dissipation must be limited to 900 mW at 70°C and 1.2W at 25°C.

Note 2: Power fail detect voltage is 0.25V or more above the hold count voltage. The power fail latch trips into power fail mode at least 0.25V above the voltage at which data stored in the time latch is lost.

functional description

A block diagram of the MM5384 digital clock radio circuit is shown in *Figure 1*. The various display modes provided by this clock are listed in Table I. The functions of the setting controls are listed in Table II. *Figure 2* is a connection diagram. The following discussions are based on *Figure 1*.

50 or 60 Hz Input: A shaping circuit (*Figure 3*) is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 6V of hysteresis. A simple RC filter such as shown in *Figure 5*, is recommended in order to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Inputs: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving 50/60 Hz select unconnected; pull-down to V_{DD} is provided by an internal depletion device. Operation at 50 Hz is programmed by connecting 50/60 Hz select to V_{SS}.

Display Mode Select Inputs: In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal pull-down depletion devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table I. Alternate display modes are selected by applying VSS to the appropriate pin. As shown in *Figure 1* the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs: Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal pull-down depletion devices are provided; application of VSS to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set input. As another example, the clock time may be reset to 12:00:00 AM, by selecting seconds display and actuating both slow and fast set inputs.

Blanking Control Inputs: Connecting this Schmitt Trigger input to VDD places all display drivers in a non-conducting, high-impedance state, thereby inhibiting the display. See Figures 3 and 4. Conversely VSS applied to this input enables the display. This input does not have internal pull-down device.

Output Common Source Connection: All display output drivers are open-drain devices with all sources common (Figure 4). Common source pin should be connected to VSS.

12 or 24-Hour Select Input: By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal pull-down depletion device is again provided. Connecting this pin to VSS programs the 24-hour display format. See *Figure 6* for 24-hour application.

Power Fail Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, the AM or PM indicator will flash at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal.

Alarm Operation and Output: The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 4), the MM5384 output that is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input or reset by the alarm off input.

Snooze Alarm Input: Momentarily connecting snooze to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-down to VDD by an internal depletion device. The snooze alarm feature may be repeatedly used during the $59\,$ minutes in which the alarm latch remains set.

Alarm Off Input: Momentarily connecting alarm off to VSS resets the alarm latch and thereby silences the alarm. This input is also returned to VDD by an internal depletion device. The momentary alarm off input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm off input should remain at VSS.

Sleep Timer and Output: The sleep output at pin 14 can be used to turn off a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode. (Table I) and setting the desired time interval (Table II). This automatically results in a current-source output via pin 14, which can be used to turn on a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning off the radio. This turn-off may also be manually controlled (at any time in the countdown) by a momentary VSS connection to the Snooze input. The output circuitry is the same as the other outputs (Figure 4).




FIGURE 3. 50/60 or Blanking Input Shaping Circuits




FIGURE 4a. Segment Outputs




FIGURE 4b. Alarm and Sleep Outputs

TABLE I. MM5384 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MM5384 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate
Alarm	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (12-hour format) Alarm Resets to 00:00 (24-hour format)
Seconds	Slow Fast Both	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes Time Resets to 12:00:00 AM (12-hour format)
Sleep	Both Slow Fast Both	Time Resets to 00:00:00 (24-hour format) Substracts Count at 2 Hz Substracts Count at 60 Hz Substracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).




FIGURE 5. A Schematic Diagram of a General Purpose Alarm Clock (12-Hour Mode) using the MM5384 and a 3 1/2-Digit LED Display




FIGURE 6. 24-Hour Operation: 10's of Hours Digit Connections



MM5385, MM5386, MM5396, MM5397 digital alarm clocks

general description

The MM5385, MM5386, MM5396 and MM5397 digital alarm clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. MM5385 or MM5396 and MM5386 or MM5397 have display formats of 12 hours and 24 hours respectively, with 24-hour alarm display capability. They provide all the logic required to build several types of clocks and timers. Four display modes (time, seconds, alarm and sleep) are provided to optimize circuit utility. The circuit interfaces directly with 7-segment light emitting diodes and requires two power supplies. The timekeeping function operates from either a 50 or 60 Hz input. MM5385 or MM5396 displays 12 hours with colon flashing at a one second rate and a PM indication. MM5386 or MM5397 displays 24 hours with leading zero blanking. Outputs consist of display drives, sleep (e.g., timed radio turn off), and alarm enable. Power failure indication is provided to inform the user that incorrect time is being displayed. The power failure indication consists of flashing of all the "ON" digits at a 1 Hz rate. Setting the time cancels this indication. The device operates over a power supply range of 18-26V and LED supply voltage of 4-7V.


The MM5396 and MM5397 are reverse lead-bend versions (mirror image) of the MM5385, MM5386 (respectively) ideally suited to facilitate PC board layouts when designing an "L" shaped clock "module" (vertical display, horizontal component board); the MM5385, MM5386 are better suited for applications where the display and IC are mounted on a PC board in the same plane. All four versions are supplied in a 40-lead dual-inline package,

features

- 50 or 60 Hz operation
- Low power dissipation
- PM outputs in 12-hour format with a colon flashing at a one second rate ((MM5385 and MM5396 only)
- Leading zero blanking
- 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Blanking/brightness control capability
- Direct interface to light emitting diode (LED) with forward current of 3-15 mA
- Individual drivers for each segment of each digit
- 9-minute snooze alarm
- Presettable 59-minute sleep timer
- Radio frequency interference eliminating slow up circuitry at the outputs
- Available in standard (MM5385, MM5386) or reverse lead-bend version (MM5396, MM5397)

applications

- Alarm clocks
- Desk clocks
- Clock radios
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers Appliance timers
- Sequential controllers



absolute maximum ratings

Voltage at Any Pin VSS + Voltage at Any Output Pin VSS + Operating Temperature
Storage Temperature
Power Dissipation
Lead Temperature (Soldering, 10 seconds)

 $V_{SS} + 0.3$ to $V_{SS} - 28V$ $V_{SS} + 0.3$ to $V_{SS} - 7.5V$ -25° C to $+70^{\circ}$ C -65° C to $+150^{\circ}$ C 1W 300° C

electrical characteristics

 T_A within operating range, V_{SS} = 18V to 26V, V_{DD} = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (VSS)	Output Driving Display	18		26	V
	Functional Clock	8		26	v
Power Supply Current	No Output Loads, VSS = 26V			5	mA
50/60 Hz Input Frequency Voltage		dc	50 or 60	10k	Hz
Logical High Level		V _{SS} -1		V _{SS}	V
Logical Low Level		V _{DD}		V _{DD} +1	V
All Other Input Voltages	(Note 2)				
Except Sleep/Seconds Display					
Logical High Level		V _{SS} -1	1	VSS	V
Logical Low Level	Internal Depletion	V _{DD}		V _{DD} +7	· V
	Device to V _{DD}				
Power Failure Detect Voltage	(VSS Voltage) (Note 1)	1		7.5	· V
Output Currents	V _{SS} = 18V to 26V,				
	V _{DD} = 0V. Current Measured				
	in Individual Segment Driver			,	
	with 0 Current in Remaining				
	Segment Driver, LED Current	i			
	Control Connected to VDD				
All Segment Drivers					
Logical High Level	$V_{OH} = V_{SS} - 2$	15			, mA
Logical Low Level	V _{OL} = V _{SS} 6		-	10	μ A
Alarm and Sleep Outputs		1			
Logical High Level	$V_{OH} = V_{SS} - 2V$	500			μΑ
Logical Low Level	V _{OL} = V _{DD} + 2			1	μ A
LED Reference Output	LED Current Control				
	Connected to V _{DD} ,				
	V _{SS} = 18V, All Segment				
	Driver 0 Current				
Logical High Level	V _{OH} = V _{SS} – 2	15			mA
Logical Low Level	V _{OL} = V _{SS} - 6			10	μΑ

Note 1: The power-fail detect voltage is 0.5V or more above the hold count voltage. The power-fail latch trips into the power-fail mode at least 0.5V above the voltage at which data stored in the time latch is lost.

Note 2: Sleep/seconds display (pin 11 on MM5385 and MM5386, pin 30 on MM5396 and MM5397). Connect pin to V_{SS} for Sleep display. Connect pin to V_{DD} for Seconds display. Leave pin open for normal time display.

functional description

A block diagram of the MM5385, MM5386, MM5396 and MM5397 digital alarm clock is shown in *Figure 1*. The various display/setting modes are listed in Table I and Table II shows the setting control functions. The following description is based on *Figure 1*; for simplification, pin numbers in the text are shown only for the MM5385 and MM5386, but pin connections for the MM5396 and MM5397 may be cross-referenced from the diagrams in *Figure 2*.

50 or 60 Hz Input (pin 8): A shaping circuit (Figure 3) is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt Trigger that is designed to provide about 6V of hysteresis. A simple RC filter, such as shown in Figure 7, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The input should swing between VSS and VDD. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input (pin 7): A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 pps time base. This counter is programmed to divide by 60 simply by leaving pin 7 unconnected; pull-down to VpD is provided by an internal depletion load. Operation at 50 Hz is programmed by connecting pin 7 to Vss.

Display Mode Select Inputs (pins 11 and 17): In the absence of any of these two inputs (i.e., pin open), the display drivers present time-of-day information to the appropriate display digits. Snooze/alarm display input has an internal pull-down depletion load to VDD. Sleep/seconds display input has an internal voltage control which allows this input to assume three input states. The sleep time can be displayed by connecting pin 11 to VSS and seconds can be displayed by connecting pin 11 to VDD, and if pin 11 is left open, normal time is displayed. If more than one mode is selected, the priorities are as noted in Table I. As shown

in Figure 1 the code converters receive time, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs (pins 9 and 10): Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal depletion loads to VDD are provided, application of VSS to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set input. As another example, the clock time may be reset to 12:00:00 AM (midnight), in the 12-hour format (0:00:00 in the 24-hour format), by selecting seconds display and actuating both slow and fast set inputs.

Alarm Operation and Output (pin 16); The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the open drain alarm output driver to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input (pin 17) or reset by the alarm "OFF" input (pin 15).

Snooze/Alarm Display (pin 17): Momentarily connecting pin 17 to VSS inhibits the alarm output for between 8 and 9 minutes after which the alarm will again be sounded and display alarm time. This input is pulleddown to VDD by an internal depletion load. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains are set; connecting pin 17 to VSS displays alarm time.

24 HR 12 HF	·		_
10s HR 10s HI 10s HR 44 10s HR 44 10s HR 94 500/60 SLEEP/SEC SLEEP ALAR ALARM SNO OZE AND ALARM LED CUR 6	B b4 1 2 PM 4 COLON 6 1 Hz 7 PM 7 PM 7 PM 13 PM 7 PM 15 PM 7 PM 7 PM 7 PM 7 PM 7 PM 7 PM 7 PM	MM5385 – 12 HOUR MM5386 – 24 HOUR	40 HR 13 39 HR 33 38 HR 33 37 HR b3 36 HR c3 35 HR c3 34 HR c3 32 10 MINS 12 32 10 MINS 22 31 10 MINS 22 28 10 MINS 22 28 10 MINS 22 28 10 MINS 22 28 10 MINS 22 28 10 MINS 22 28 MIN 11 25 MIN 12 24 MIN 31 23 MIN 31 24 MIN 31 25 MIN 51 26 MIN 61 27 MIN 61 28 MIN 61 29 MIN 61 20 MIN 61
**		TOP VIEW	

Order Number MM5385N or MM5386N

See Package 24

HR g3	-	38 c4 10s HR	10s HR			
HF a3	r .	PM	10s HR a4			
HR b3	1	COLON -	10s HR d4			
. HR d3	1	COLON -	10s HR e4			
HR c3		35 1 Hz	10s HR g4			
HR e3	ĺ	34 50/50 H2 SELECT 33 50/50 H2 INPUT 32 FAST SET 31 SLOW SET 30 SLEEP/SEC DISPLAY 29 V0D 28 VSS 27 VSS 26 ALARM "OFF" 26 ALARM OUTPUT 24 ANAMO DISPLAY SNOOZE AND ALARM DISPLAY				
10 MINS f2-8						
10 MINS g2 9	1					
10 MINS a2 10	· .					
10 MINS d2 11	MM5396 12 HOUR					
10 MINS 62	MM5397 — 24 HOUR					
10 MINS e2 13						
10 MINS c2 14	,					
MIN f1						
MIN g1 16	4					
MIN a1 17	i '					
MIN b1 18		23 LED CUR CONTROL 22 LED REF OUTPUT				
MIN e1 19						
MIN d1 20		21 MIN c1				
WIIN GI		T MIN LI				
	TOP VIEW	-				

24 HR 10s HR

Order Number MM5396N or MM5397N See Package 24

FIGURE 2

Alarm "OFF" Input (pin 15): Momentarily connecting pin 15 to VSS resets the alarm latch and thereby silences the alarm. This input is also returned to VDD by an internal depletion load. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at VSS.




FIGURE 3, 50/60 Hz Input Shaping Circuits

Sleep Timer and Output (pin 14): The sleep output at pin 14 can be used to turn off a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode (Table I) and setting the desired time interval (Table II). This automatically results in a current-source output via pin

14, which can be used to turn on a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output drive is removed, thereby turning off the radio. This turn off may also be manually controlled (at any time in the countdown) by a momentary Vss connection to the snooze input (pin 17).

Segment Outputs (pins 1–6 and 20–40): All segment outputs are open drain devices with all sources connected to VSS. Each segment output may source direct current of 15 mA at 2V on the output device. Figure 5(b) shows the output resistance (RON) of segment driver with respect to VDD.

Power Failure Indications: Power failure indication is shown by the flashing of all "ON" digits at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal. The power failure latch trips into the power failure mode prior to the loss of data stored in the time latches. When powered up, alarm and sleep outputs will be in the "OFF" state. In order to assure guaranteed power fail indication, power supply rise time should not exceed 10 V/ms.

LED CURRENT CONTROL INPUT AND REFERENCE OUTPUT (PINS 19 AND 18)

Pin 18 controls the gate voltage at all the display outputs and the reference device. The output drivers can be disabled by connecting pin 18 to VSS. This wire-OR capability allows the display to be used for other functions (e.g., temperature, radio frequency wavelength).

TABLE I. MM5385, MM5386, MM5396, MM5397 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MM5385, MM5386, MM5396, MM5397 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow	Minutes Advance at 2 Hz Rate
	Fast	Minutes Advance at 60 Hz Rate
	Both	Minutes Advance at 60 Hz Rate
Alarm	Slow	Alarm Minutes Advance at 2 Hz Rate
	Fast	Alarm Minutes Advance at 60 Hz Rate
	Both	Alarm Resets to 12:00 AM (Midnight) (MM5385, MM5396)
	Both	Alarm Resets to 0:00 (MM5386, MM5397)
Seconds	Slow	Input to Entire Time Counter is Inhibited (Hold)
	Fast	Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both	Time Resets to 12:00:00 AM (Midnight) (MM5385, MM5396)
	Both	Time Resets to 0:00:00 (MM5386, MM5397)
Sleep	Slow	Subtracts Count at 2 Hz
· · · · · · · · · · · · · · · · · · ·	Fast	Subtracts Count at 60 Hz
	Both	Subtracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).

The output current can be controlled two ways:

1) driving the output in saturated mode; 2) driving the output in linear mode. (Refer to Figures 4 and 5).

1) The reference device (pins 18 and 19) is connected as a diode, and an external resistor is used to set the desired current in this diode (see Figure 4). The segment drivers of all digits are connected as current mirrors. The drain voltage V1 of the segment drivers is selected such that these devices operate in saturation mode. Since the drain current variation in saturation mode operation of the MOS device is relatively constant, the segment drive current does not vary significantly, even though V1 is increased considerably. However, as the voltage across the output buffers increases, average power dissipation also increases linearly. This technique of current control is recommended to be used only with low current LEDs (1–7 mA).

2) The high current drive requirement of large LED displays can be accomplished by operating the segment drivers in the linear mode. The circuit for high current LED drivers is shown in Figure 5. The reference output device is used in series with a reference LED, diode and current setting resistor. A high beta PNP transistor provides the current drive for all the segments. A reference voltage V3 is developed which compensates for variations in MOS process parameter and the variations in the voltage drop across the LED. The resistor sets the current in the reference LED which sets the reference voltage V3. This in turn sets the current in the LEDs equal to resistor current less the base current of the transistor. Variation in second supply voltage does not vary the LED currents so long as the PNP transistor is kept operating in the linear mode. Full wave rectified power supply without any filtering can be used as a second supply voltage V2. The LED brightness can be varied by using a variable resistor.




FIGURE 4(a). Low Current LED Drive Control Circuit (1-7 mA)




FIGURE 4(b). Segment Current vs V_I
(V_{DD} at -18V) (Typical Output Characteristics)




FIGURE 5(a). High Current LED Drive Control Circuit (7-15 mA)




FIGURE 5(b). R_{ON} vs V_{DD} (V_{DS} at -1V) (Typical Output Characteristics)

Figure 6 shows a LED drive circuit which uses a single resistor. The resistor controls the total current flowing through all the segments. Brightness shall vary depending on number of segments that are on at that time.

Radio Frequency Interference: All display outputs include circuitry to slow up the switching transition time to minimize radio frequency interference.




FIGURE 6. Simple LED Drive Circuit




FIGURE 7. I_{IN} vs V_{IN} (Typical Input Depletion Load Characteristics)




FIGURE 8. General Purpose Alarm Clock Using the MM5385 or MM5396 and LED Display

Clocks

MM5387AA, MM53108 digital alarm clocks

general description

The MM5387AA, MM53108 digital alarm clocks are monolithic MOS integrated circuits utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. They provide all the logic required to build several types of clocks and timers with up to four display modes (time, seconds, alarm and sleep) to maximize circuit utility, but are specifically intended for clock-radio applications. Both devices will directly-drive 7-segment LED displays in either a 12 hour format (31/2 digits) with lead-zero blanking, AM/PM indication and flashing colon, or 24 hour format (4 digits) through hard-wire pin selection; the timekeeping function operates from either a 50 or 60 Hz input, also through pin selection. Outputs consist of display drivers, sleep (e.g., timed radio turn-off), and alarm enable. A power-fail indication mode is provided to inform the user of incorrect time display by flashing all "ON" digits at a 1 Hz rate, and is cancelled by simply resetting time. The device operates over a supply range of 24-26V which does not require regulation.

The MM53108 is electrically identical to the MM5387AA, but with mirror-image pin-out to facilitate PC board layout when designing a "module" where the LED display and MOS chip are mounted on the same side; the MM5387AA is more suited for "L" shaped module designs (vertical LED display, horizontal component board). Both devices are supplied in a 40-lead dual-in-line package.


features

- 50 or 60 Hz operation
- Single power supply
- 12 or 24 hour display format
- AM/PM outputs
- 12 hour format Leading-zero blanking
- 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Elimination of illegal time display at turn "ON"
- Direct interface to LED displays
- 9-minute snooze alarm
- Presettable 59-minute sleep timer
- Available in standard (MM5387AA) or mirror image (MM53108) pin-out

applic ations

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

block diagram



absolute maximum ratings

electrical characteristics

 T_A within operating range, $V_{SS} = 24V - 26V$, $V_{DD} = 0V$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage	Output Driving Display	24		26	V
ower supply 1 strage	Functional Clock	8.		26	V
Power Supply Current	No Output Loads	1 1 1 1 1 1		.	
, Swell Supply Surveys	V _{SS} = 8V			4	mA
	V _{SS} = 26V			5	. mA
50/60 Hz Input					
Frequency Voltage	V _{SS} = 8V to 26V	dc	50 or 60	10k	Hz
Logical High Level		V _{SS} -1	VSS	Vss	V
Logical Low Level	and the state of t	V _{DD}	V _{DD}	V _{DD} +2	V
Input Leakage				100	μΑ
All Other Input Voltages					
Logical High Level	en algania di Santaya	V _{SS} -1	VSS	VSS	· V
Logical Low Level	Internal Depletion Load to VDD	V _{DD}	V _{DD}	V _{SS} -6	١,
Power Failure Detect Voltage	(VSS Voltage), (Note 2)	1	11.00	7.5	\
	(133)	8		26	\
Count Operating Voltage		(Note 2)		26	
Hold Count Voltage	201				
Output Current Levels	V _{SS} = 24V to 26V,				
	Output Common = VSS				
10's of Hours (b & c), 10's of Minutes					
(a & d)		10	1		m/
Logical High Level, Source	$V_{OH} = V_{SS} - 4V$	16		10	μ,
Logical Low Level, Leakage	V _{OL} = V _{SS} - 14V			10	
1 Hz Display	and the state of t				m,
Logical High Level, Source	V _{OH} = V _{SS} - 4	24		10	μ,
Logical Low Level, Leakage	V _{OL} = V _{SS} - 14			10	μ,
All Other Displays					
Logical High Level, Source	V _{OH} = V _{SS} - 4V	8	1	(Note 1)	m/
Logical Low Level, Leakage	$V_{OL} = V_{SS} - 14V$			10	μ
Alarm and Sleep Outputs	V _{SS} = 24V				
Logical High , Source	$V_{OH} = V_{SS} - 2$	500			μ.
Logical Low, Sink	$V_{OL} = V_{SS} - 2$	1	1	1 '	μ.

Note 1: Segment output current must be limited to 11 mA maximum by user; power dissipation must be limited to 900 mW at 70° C and 1.2W at 25° C.

Note 2: The power-fail detect voltage is 0.5V or more above the hold count voltage. The power-fail latch trips into power-fail mode at least 0.5V above the voltage at which data stored in the time latch is lost.

functional description

A block diagram of the MM5387AA, MM53108 digital clock radio circuit is shown in *Figure 1*. The various display setting modes are listed in Table I, and Table II shows the setting control functions. The following description is based on *Figure 1* and refers to both devices as they are electrically identical.

50 or 60 Hz Input: A shaping circuit (Figure 3) is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 6V of hysteresis. A simple RC filter such as shown in Figure 7, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving 50/60 Hz select unconnected; pull-down to V_{DD} is provided by an internal depletion load. Operation at 50 Hz is programmed by connecting 50/60 Hz select to V_{SS}.

Display Mode Select Inputs: In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal depletion pull-down devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table I. Alternate display modes are selected by applying VSS to the appropriate pin. As shown in Figure 1 the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the

gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.


Time Setting Inputs: Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal depletion pull-down devices are provided; application of VSS to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set to 12:00:00 AM, by selecting seconds display and actuating both slow and fast set inputs.

Output Common Source Connection: All display output drivers are open-drain devices with all sources common (Figure 4a). The common source pin should be connected to VSS.


12 or 24 Hour Select Input: By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal depletion pull-down device is again provided. Connecting this pin to VSS programs the 24-hour display format. Segment connections for 10's of Hours in 24-hour mode are shown in Figure 6.

Power Fail Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, all "ON" segments will flash at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal.

connection diagrams



Order Number MM5387AAN See Package 24 FIGURE 2(a). MM5387AA



Order Number MM53108N See Package 24

FIGURE 2(b). MM53108 (Mirror Image Pin-Out)

functional description (Continued)

Alarm Operation and Output: The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 4b) which is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input or reset by the alarm "OFF" input.

Snooze Alarm Input: Momentarily connecting snooze to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-down to VDD by an internal depletion device. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Alarm "OFF" Input: Momentarily connecting alarm "OFF" to VSS resets the alarm latch and thereby

silences the alarm. This input is also returned to V_{DD} by an internal depletion device. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at V_{SS}.

Sleep Timer and Output: The sleep output can be used to turn "OFF" a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode, (Table I) and setting the desired time interval (Table II). This automatically results in a current-source output which can be used to turn "ON" a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning "OFF" the radio. This turn "OFF" may also be manually controlled (at any time in the countdown) by a momentary VSS connection to the Snooze input. The output circuitry is the same as the other outputs (Figure 4b).




FIGURE 3. 50/60 Hz Input Shaping Circuit




FIGURE 4(a), Segment Outputs




FIGURE 4(b). Alarm and Sleep Outputs

functional description (Continued)

TABLE I. MM5387AA, MM53108 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*} If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MM5387AA, MM53108 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate
Alarm	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (Midnight) (12-Hour Format) Alarm Resets to 00:00 (24-Hour Format)
Seconds	Slow Fast Both	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes Time Resets to 12:00:00 AM (Midnight) (12-Hour Format)
Sleep	Both Slow	Time Resets to 00:00:00 (24-Hour Format)
Sieeh	Fast Both	Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).





FIGURE 5. Typical Output Current Characteristics of MM5387AA, MM53108



Switch A must be ganged with Sleep display as shown.

FIGURE 6. 24-Hour Operation: 10's of Hours Digit Connections

typical applications

Figure 7 is a schematic diagram of a general purpose alarm clock circuit (12-hour mode) using the MM5387AA or MM53108 and a 3 1/2-digit LED display.




FIGURE 7

Clocks

MM5402, MM5405 digital alarm clocks

general description

The MM5402, MM5405 digital alarm clocks are monolithic MOS integrated circuits utilizing N-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. They provide all the logic required to build several types of clocks and timers with up to four display modes (time, seconds, alarm and sleep) to maximize circuit utility, but are specifically intended for clock-radio applications. Both devices will directly-drive 7-segment LED displays in either a 12-hour format (3 1/2 digits) with lead-zero blanking. AM/PM indication and flashing colon, or 24-hour format (4 digits) through hard-wire pin selection; the timekeeping function operates from either a 50 or 60 Hz input, also through pin selection. Outputs consist of display drivers, sleep (e.g., timed radio turn-off), and alarm enable. A power-fail indication mode is provided to inform the user of incorrect time display by flashing all "ON" digits at a 1 Hz rate, and is cancelled by simply resetting time. The device operates over a supply range of 7V-11V which does not require regulation.

The MM5405 is electrically identical to the MM5402, but with mirror-image pin-out to facilitate PC board layout when designing a "module" where the LED display and MOS chip are mounted on the same side; the MM5402 is more suited for "L" shaped module designs (vertical LED display, horizontal component board). Both devices are supplied in a 40-lead dual-in-line package.


features

- 50 or 60 Hz operation
- Single power supply
- 12 or 24 hour display format
- AM/PM outputs
- 12 hour format
- Leading-zero blanking24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- n 631
- Power failure indication
- Elimination of illegal time display at turn "ON"
- Direct interface to LED displays
- 9-minute snooze alarm
- Presettable 59-minute sleep timer
- Available in standard (MM5402) or mirror-image (MM5405) pin-out

applications

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

block diagram



absolute maximum ratings (Note 1)

Voltage at Any Pin Operating Temperature Storage Temperature Vss to Vss +12V -25°C to +70°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds).
Segment Output Current

300°C Note 1

electrical characteristics TA within operating range, VDD = 7V to 11V, VSS = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage	Output Driving Display	9		11	V
	Functional Clock	7		11	V
Power Supply Current	No Output Loads				
	V _{DD} = 7V			4	mA
	V _{DD} = 11V			5	mA
50/60 Hz Input					
Frequency	V _{DD} = 7V to 11V	dc	50 or 60	10k	Hz
Logical Low Level Logical High Level		Vss	Vss	V _{SS} +0.5	V
Input Leakage		VDD-3	VDD	VDD	V
All Other Input Voltages				100	μΑ
Logical Low Level					
Logical High Level	Internal Depletion Load to VDD	V _{DD} -3	Vss VDD	VSS+0.5	V
Power Failure Detect Voltage	(VDD Voltage), (Note 2)	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VDD	\ \ \ \ \
Count Operating Voltage	(VDD Voltage), (Note 2)	1 .	· ·	5	\ \ \
		7		11	V
Hold Count Voltage	•	(Note 2)		11	V
Alarm and Sleep Outputs	V _{DD} = 11V	j			
Logical High, Source Logical Low, Sink	$V_{OH} = V_{SS} + 2$	1			μΑ
1	$V_{OL} = V_{SS} + 2$	5	1	,	mA .
Output Current Levels	V _{DD} = 9V to 11V				
	Output Common = VSS			-	
Common Anode	(Figure 5a)				
10's of Hours (b & c), 10's of Minutes (a & d)					
Logical High Level, Leakage	V _{OH} = V _{DD}	-		10	μΑ
Logical Low Level, Sink	VOL = VSS + 2V	24			mA
1 Hz Display		1			
Logical High Level, Leakage	VOH = VDD			10	μΑ
Logical Low Level, Sink	VOL = VSS + 2V	36			mA
All Other Segment Displays					,
Logical High Level, Leakage	VOH = VDD			10 1:	μΑ
Logical Low Level, Sink	$V_{OL} = V_{SS} + 2V$	12			mA
Output Current Levels	V _{DD} = 9V to 11V Output Common = V _{SS} + 4			(Note 1)	
Common Cathode	(Figure 5b)				
10's of Hours (b & c), 10's of Minutes					
(a & d)					
Logical High Level, Source	$V_{OH} = V_{SS} + 1.5V$	20			mA
Logical Low Level, Leakage	VOL = VSS			10	μΑ
1 Hz Display		1			200
Logical High Level, Source	V _{OH} = V _{SS} + 1.5V	30			mA
Logical Low Level, Leakage	VOL = VSS			10	μΑ
All Other Segment Displays					
Logical High Level, Source	V _{OH} = V _{SS} + 1.5V	10			mA
Logical Low Level, Leakage	VOL = VSS			10	μΑ

Note 1: Segment output current must be limited to 15 mA maximum by user; power dissipation must be limited to 900 mW at 70°C and 1.2W at 25°C.

Note 2: The power-fail detect voltage is 0.25V or more above the hold count voltage. The power-fail latch trips into power-fail mode at least 0.25V above the voltage at which data stored in the time latch is lost.

Note 3: Power supply voltage should not exceed a maximum voltage of 12V under any circumstances, such as during plug in, power up, display "ON"/"OFF", or power supply ripple. Doing so runs the risk of permanently damaging the device.

functional description

A block diagram of the MM5402, MM5405 digital clock radio circuit is shown in *Figure 1*. The various display setting modes are listed in Table I, and Table II shows the setting control functions. The following description is based on *Figure 1* and refers to both devices as they are electrically identical.

50 or 60 Hz Input: A shaping circuit (*Figure 3*) is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 0.8V hysteresis. A simple RC filter such as shown in *Figure 7*, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving 50/60 Hz select unconnected; pull-up to VDD is provided by an internal depletion load. Operation at 50 Hz is programmed by connecting 50/60 Hz select to VSS.

Display Mode Select Inputs: In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal depletion pull-up devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table I. Alternate display modes are selected by applying VSS to the appropriate pin. As shown in Figure 1 the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.


Time Setting Inputs: Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal depletion pull-up devices are provided; application of VSS to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set to 12:00:00 AM, by selecting seconds display and actuating both slow and fast set inputs.

Output Common: All display output drivers are open drain devices with all the sources connected to output common pin. This pin can be used as a common source or a common drain. When used as a common source, this pin is connected to VSS and when used as a common drain, this pin is connected to VDD. This allows the use of either common anode or common cathode LED's for displays. Figure 5 shows these connections.

12 or 24 Hour Select Input: By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal depletion pull-up device is again provided. Connecting this pin to VSS programs the 24-hour display format. Segment connections for 10's of hours in 24-hour mode are shown in Figure 6.

Power Fail Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, all "ON" segments will flash at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal.

connection diagrams (Top Views)



Order Number MM5402N See Package 24 FIGURE 2(a), MM5402

Dual-In-Line Package AM OUTPUT PM OUTPUT 2 39 10 HRS - b & c COLON (1 Hz) 3 HRS - f 12/24 HR SELECT 10 HR b (24-HR) HRS – g 36 - HRS-1 50/60 Hz SELECT HBS ~ h 50/60 Hz INPUT 34 HRS - d **FAST SET INPUT** HRS - c SLOW SET INPUT 32 - HRS – e SECOND DISPLAY INPUT 10 - 10 MINS - 1 ALARM DISPLAY INPUT 30 10 MINS - g SLEEP DISPLAY INPUT 12 10 MINS - a & d ۵av 13 - 10 MINS -- b v_{ss} 14 27 10 MINS - e SLEEP OUTPUT 10 MINS - 0 ALARM "OFF" INPUT 16 MINS - f ALARM OUTPUT MINS - q SNOOZE INPUT MINS - a **DUTPUT COMMON** MINS - b MINS - c MINS - e MINS - d

Order Number MM5405N See Package 24

FIGURE 2(b). MM5405 (Mirror-Image Pin-Out)

functional description (Continued)

Alarm Operation and Output: The alarm comparator (Figure 1) senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 4b) which is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input or reset by the alarm "OFF" input.

Snooze Alarm Input: Momentarily connecting snooze to VSS inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-up to VDD by an internal depletion device. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Alarm "OFF" Input: Momentarily connecting alarm "OFF" to Vss resets the alarm latch and thereby

silences the alarm. This input is also returned to VDD by an internal depletion device. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at VSS.

Sleep Timer and Output: The sleep output can be used to turn "OFF" a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode, (Table I) and setting the desired time interval (Table II). This automatically results in a current sink output which can be used to turn "ON" a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning "OFF" the radio. This turn "OFF" may also be manually controlled (at any time in the countdown) by a momentary VSS connection to the Snooze input. The output circuitry is the same as the other outputs (Figure 4b).





FIGURE 3. 50/60 Hz Input Shaping Circuit






FIGURE 4(a). Segment Outputs

FIGURE 4(b). Alarm and Sleep Outputs

functional description (Continued)

TABLE I. MM5402, MM5405 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MM5402, MM5405 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate
	Both	Minutes Advance at 60 Hz Rate
Alarm	Slow Fast	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate
	Both Both	Alarm Resets to 12:00 AM (Midnight) (12-Hour Format) Alarm Resets to 00:00 (24-Hour Format)
Seconds	Slow Fast	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both Both	Time Resets to 12:00:00 AM (Midnight) (12-Hour Format) Time Resets to 00:00:00 (24-Hour Format)
Sleep	Slow Fast Both	Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).




FIGURE 5(a). Common Anode Application




FIGURE 5(b). Common Cathode Application




FIGURE 6. 24-Hour Operation: 10's of Hours Digit Connections

typical applications

Figure 7 is a schematic diagram of a general purpose alarm clock circuit (12-hour mode) using the MM5402 or MM5405 and a 3 1/2-digit LED display.




FIGURE 7



USING NATIONAL CLOCK INTEGRATED CIRCUITS IN TIMER APPLICATIONS

INTRODUCTION

The following is a description of a technique which allows the use of the National MM5309, MM5311, MM5312 and MM5315 clock integrated circuits as timers in industrial and consumer applications. What will be presented is the basic technique along with some simple circuitry and applications.

BASIC TECHNIQUE

When first approaching the problem of using clock chips for timers, the most obvious technique is to attempt to compare the display data with preset BCD numbers. Because of the multiplexing and number of data bits this technique, while possible, is unwieldy and requires a large number of components.

An easier method is to use one or more demultiplexed BCD lines as control waveforms whose edges determine timer data. In *Figure 1* we examine the 1-bit of the BCD data of the units second time.

From this waveform we observe a one second wide pulse every two seconds. If we look at the 4-bit of the 10 minutes digit we find a pulse which is 20 minutes wide and occurs once each hour.

Figure 3 is a chart showing the various pulses and their widths for all digits and the useful BCD lines.




FIGURE 1. 1 Second Pulse Every 2 Seconds




FIGURE 2. 20 Minute Pulse Every Hour

BCD	PULSE RATE	PULSE WIDTH	BCD	PULSE RATE	PULSE WIDTH
	1 Sec Dig	it		10 Sec Di	git
1	1 every 2 sec	1 sec*	1	1 every 20 sec	10 sec*
2			2	1 every min	20 sec
4	1 every 10 sec	4 sec	2	1 every min	20 sec
8	1 every 10 sec	2 sec	8		
	1 Min Dig	it		10 Min Di	git
1	1 every 2 min	1 min*	1	1 every 20 min	10 min*
2	•		2	1 every hr	20 min
2 4	1 every 10 min	4 min	4	1 every hr	20 min
8	1 every 10 min	2 min	8		
	Units Hrs Digit (1	2 Hr Mode)		Units Hrs Digit (24	Hr Mode)
1	1 every 2 hrs	1 hr*	1	1 every 2 hrs	1 hr*
2	•		2		
4	1 every 12 hrs	4 hrs	4		
8	1 every 12 hrs	4 hrs	8		
	10 Hrs Digit (12	Hr Mode)		10 Hrs Digit (24 H	Ir Mode)
1			1	1 every 24 hrs	10 hrs
2	1 every 12 hrs	9 hrs	2	1 every 24 hrs	4 hrs
4	1 every 12 hrs	9 hrs			
8	1 every 12 hrs	9.hrs			

^{*}Square waves

FIGURE 3

SIMPLE DEMULTIPLEXING

In the simple case where, for example, a four hour wide pulse each day is desired, perhaps to turn on lights in the evening, a simple demultiplexing scheme using one diode is shown in *Figure 4*. When power is applied, the internal multiplex circuitry will strobe each digit until the digit with the diode connected is accessed. This digit will sink the multiplex charging current and stop the multiplex scanning. Thus, the BCD outputs now present the data from the selected digit. The waveforms as previously discussed are presented at the BCD lines. Note that these pulses are negative true for all BCD outputs.

An advantage of this type of timer over mechanical types is the elimination of line power drop outs. The circuit shown in *Figure 5* will maintain timing to within a few percent during periods of power line failure, but automatically return to the 60 Hz line for timing as soon as power is restored.

MORE COMPLEX APPLICATIONS

Where it is desired to maintain the display, or in more complex timing of the "10 seconds every two hours" variety, external demultiplexing shown in Figure 6 can be used. In this figure the BCD lines are demultiplexed with MM74C74 flip-flops. Examining the waveforms of these circuits we see two edges which allow the 10 second each two hours timing. These are differentiated by the NAND and INVERTERS and the first edge sets and the second resets the S-R flip-flop. The output of the flip-flop is ten seconds wide every two hours. By examining the edges of the Figure 3 entries any combination of timings can be obtained with the circuit of Figure 6.

LOW FREQUENCY WAVEFORM GENERATION

The asterisked BCD lines in $Figure\ 3$ are those waveforms which are symmetric. By the use of the simple diode demultiplexing scheme previously discussed we




FIGURE 4





FIGURE 5. Fail-Safe Automatic Lights Timer. Four Hours Each 24 Hours

easily obtain square waves with periods of two seconds, two minutes, twenty minutes and two hours. In other cases, where the waveforms are asymmetric, a simple flip-flop can square, while dividing by two, these waveforms producing other low frequency square waves as long as one per two days.

SUMMARY

We have shown some simple low cost timer and waveform generating examples using National clock integrated

circuits. Because of the vast number of timing applications possible, this can in no way be looked at as the limit of clock-timer circuits. Use of the Reset on the MM5309 and MM5315 or the use of clocks in conjunction with programmable counters such as the MM74C161 allows other possibilities to meet specific applications. Also the clock chips themselves can run on frequencies other than 50 or 60 Hz (actually from dc to 10 kHz) which can allow scaling of the waveforms presented in Figure 3 to different timing rates.






FIGURE 6. More Universal Demultiplexing Technique





SECTION 2 COUNTERS/TIMERS

N

Counters/Timers

MM5307 baud rate generator/programmable divider

general description

The National Semiconductor MM5307 baud rate generator/programmable divider is a MOS/LSI P-channel enhancement mode device. A master clock for the device is generated either externally or by an on-chip crystal oscillator (Note 4). An internal ROM controls a divider circuit which produces the output frequency. Logic levels on the four control pins select between sixteen output frequencies. The frequencies are chosen from the following possible divisors: 2N, for $3 \le N \le 2048$; 2N+1 and 2N+0.5 for $4 \le N \le 2048$. Also one of the sixteen frequencies may be gated from the external frequency input. The MM5307AA is supplied with the divisors shown in Table I.

features


- On-chip crystal oscillator
- Choice of 16 output frequencies from 1 crystal


- External frequency input pin
- Internal ROM allows generation of other frequencies on order
- Bipolar compatibility
- 0.01% accuracy (typ) exclusive of crystal
- 1 MHz master clock frequency

applications

- DAR/T clocks
- System clocks
- Electrically programmable counters

schematic and connection diagrams





Order Number MM5307N See Package 18

absolute maximum ratings

Voltage at Any Pin With Respect to VSS

Power Dissipation

Storage Temperature Range Operating Temperature

Lead Temperature (Soldering, 10 seconds)

+0.3V to V_{SS} - 20V

700 mW

-65°C to +150°C

0°C to +70°C 300°C

dc electrical characteristics

 T_A within operating range, V_{SS} = 5V ±5%, V_{GG} = -12V ±5%, unless otherwise specified.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	All Inputs (Except Crystal Pins)					
VIH	Logical High Level		V _{SS} -1.5		V _{SS} +0.3	V
VIL	Logical Low Level		V _{SS} -18	•	V _{SS} 4.2	V
	Leakage	$V_{IN} = -10V$, $T_A = 25^{\circ}C$, All Other Pins GND	· · ·		0.5	μΑ
	Capacitance	V _{IN} = 0V, f = 1 MHz, All Other Pins GND, (Note 1)			7.0	pF
	External Clock Duty Cycle		40%		60%	
	Capacitance Measured Across Crystal Pins	f = 1 MHz, (Note 3)			5.0	pF
	Output Levels	'				
v_{OH}	Logical High Level	ISOURCE = -0.5 mA	V _{SS} -2.6	Vss		\ \ \
VOL	Logical Low Level	ISINK = 1.6 mA			V _{SS} -4.6	\ \ \
IGG	Power Supply Current	f = 1 MHz			35	mA

ac electrical characteristics

 T_A within operating range V_{SS} = 5V ±5%, V_{GG} = -12V ±5%, unless otherwise specified.

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
	Master Frequency		0.01	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1.0	MHz
^t A	Access Time	C _L = 50 pF, (Note 2)			16	μs
tRD	Reset Delay Time	f = Master Clock Frequency			500 + 4/f	ns
R_{PW}	Reset Pulse Width		500 + 4/f			ns
tOD	Output Delay From Reset				500 + 4/f	ns
	Output Duty Cycle = 0.5T ± 1/f	T = Output Period f = Master Frequency	0.5T-1/f		0.5T+1/f	

Note 1: Capacitance is guaranteed by periodic measurement.

Note 2: Access time is defined as the time from a change in control inputs (A, B, C, D) to a stable output frequency. Access time is a function of frequency. The following formula may be used to calculate maximum access time for any master frequency: $T_A = 2.8\mu s + 1/f \times 13$, f is in MHz.

Note 3: The MM5307 is designed to operate with a 1 MHz parallel resonant crystal. When ordering the crystal a value of load capacitance (C_L) must be specified. This is the capacitance "seen" by the crystal when it is operating in the circuit. The value of C_L should match the capacitance measured at the crystal frequency across the crystal input pins on the MM5307. Any mismatch will be reflected as a very small error in the operating frequency. To achieve maximum accuracy, it may be necessary to add a small trimmer capacitor across the terminals.

Note 4: If the crystal oscillator is used Pin 5 (external clock) is connected to VSS. If an external clock is used Pin 7 is connected to VSS.


control table

Input Freq: 921.6 kHz Master Clock


со	NTROL I	PINS			NOMINAL BAUD RATES (OUTPUT FREQUENCY/16)					
Α	В	С	D	AA	AB	FAG	FOR AA			
0	0	0	1	50	50	50	1152			
0	0	1	0	75	200	75	768			
0	0 -	1	1	110	110	110	524			
0	1	0	0	134.5	134.5	134.5	428.5			
0	1	0	1	150	150	150	384			
,0	1	1	0	300-	300	300	192			
0	1	1	1	600	600	600	96			
1	0	0	0	900	900	1050	64			
1	0	0	1	1200	1200	1200	48			
1	0	1	0	1800	1800	45.5	32			
.1	0	1	1	2400	2400	2400	24			
1	1	. 0	0	3600	3600	56.9	16			
1	1	0	1	4800	4800	4800	12			
1	. 1	1	0	7200	75	66.7	8			
-1	1	1 .	1	9600	9600	9600	6			
0	0	0	0	EX.	TERNAL FI	REQ				

Positive Logic: $1 = V_H$ $0 = V_L$

typical applications



timing diagram




application hints


APPLICATION NOTES

The external clock is brought in on pin 5 and pin 7 is tied to VSS to enable the external clock input. Pin 6 can be left open.

1) To use the MM5307 with an external clock, hook it up as follows:




2) To use a crystal directly:




- 3) Reset (pin 13) must be at VSS to operate. It may be necessary to take this to GND or VGG to reset the ROM select circuit. An option is to tie φ out (pin 14) to external Freq In (pin 1), if not otherwise used.
- 4) An interesting application might use two MM5307's in series to generate additional frequencies, i.e., with one programmed from the 921.6 kHz to 800 Hz out, a second could divide that by 16 to give a 50 Hz crystal controlled signal.
- 5) MM307AA divisors are on the data sheet. AB divisors are the same as the AA except: 1) Code 0010 is divided by 288 → 32 kHz out, 200 baud; 2) Code 1110 is divided by 768 → 1.2 kHz, 75 baud.

The MM5307 does not always generate an output when the power is up, even though the oscillator seems to be operating properly. In order to eliminate this problem, it is necessary to reset the chip at power "ON". This can be done manually, with a reset signal by a host system, or automatically by using R/C timing elements. The reset is done internally, when program inputs change. When using an R/C combination for auto resetting, the time constant must be several times larger than that of the power supply. For example, most lab power supplies take at least 0.5 sec for the voltage to reach 90% of full level. A 10 k Ω resistor and 300 μF capacitor combination should be adequate for most applications.

application hints (Continued)





Counters/Timers



MM5369 17-stage programmable oscillator/divider

general description

The MM5369 is a CMOS integrated circuit with 17 binary divider stages that can be used to generate a precise 60 Hz reference from commonly available high frequency quartz crystals. An internal pulse is generated by mask programming the combinations of stages 1 through 4, 16 and 17 to set or reset the individual stages. The programmable number the circuit will divide by can vary from 10000 to 98000. The MM5369 is advanced one count on the positive transition of each clock pulse. Two buffered outputs are available: the crystal frequency for tuning purposes and the 17th stage 60 Hz output. Mask options are available for use with commonly available, low cost, high frequency crystals. Therefore, this design can be "customized" by special order to design specific programmable divider limits whereby the maximum divide-by can be 98,000 and the minimum divide-by can be 10,000. The MM5369 is available in an 8-lead dual-in-line epoxy package.

features

- Crystal Oscillator
 - Two buffered outputs Output 1 cyrstal frequency Output 2 full division
- High speed (4 MHz at $V_{DD} = 10$)
- Wide supply range 3-15V
- Low Power
- Fully static operation
- 8 lead dual-in-line package
- Low current

Standard MM5369N Only

- 3.58 MHz (color TV oscillator) input frequency
- 60 Hz output frequency

connection diagram

block diagram

Dual-In-Line Package




FIGURE 1.

Order Number MM5369N See Package 17




FIGURE 2.

absolute maximum ratings

Voltage at Any Pin -0.3V to V_{CC} +0.3V Operating Temperature 0° C to +70 $^{\circ}$ C Storage Temperature -65° C to +150 $^{\circ}$ C Package Dissipation 500 mW Maximum V_{CC} Voltage 16V Operating V_{CC} Range 3V to 15V Lead Temperature (Soldering, 10 seconds) 300° C

electrical characteristics

 T_A within operating temperature range, V_{SS} = GND, $3V \le V_{DD} \le 15V$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Current Drain	V _{DD} = 15V			. 10	μΑ
Operating Current Drain	V _{DD} = 10V, f _{IN} = 4.19 MHz		1.2	2.5	mA
Frequency of Oscillation	V _{DD} = 10V	DC		4.5	MHz
	V _{DD} = 6V	DC		2	MHz
Output Current Levels	V _{DD} = 10V				
	V _{OUT} = 5V				
Logical "1" Source		500			μΑ
Logical "0" Sink		500			μΑ
Output Voltage Levels	V _{DD} = 10V				
	$I_{\rm O} = 10 \mu{\rm A}$				
Logical "1"		9.0			V
Logical "0"				1.0	V

functional description

A connection diagram for the MM5369 is shown in *Figure 1* and a block diagram is shown in *Figure 2*.

TIME BASE

A precision time base is provided by the interconnection of a 3,579,545 Hz quartz crystal and the RC network shown in *Figure 3* together with the CMOS inverter/amplifier provided between the OSC IN and the OSC OUT terminals. Resistor R1 is necessary to bias the inverter for class A amplifier operation. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal.

The network shown provides > 100 ppm tuning range when used with standard crystals trimmed for $C_L =$ 12 pF. Tuning to better than ± 2 ppm is easily obtainable

DIVIDER

A pulse is generated when divider stages 1 through 4, 16 and 17 are in the correct state. By mask options, this pulse is used to set or reset individual stages of the counter, thus varying the modulus of the counter from 10000 to 98000. Figure 4 shows the relationship between the duty cycle and the programmed modulus.

OUTPUTS

The Tuner Output is a buffered output at the crystal oscillator frequency. This output is provided so that the crystal frequency can be obtained without disturbing the crystal oscillator. The Divide Output is the input frequency divided by the mask programmed number. Both outputs are push-pull outputs. A typical application of the MM5369 is shown in *Figure 5*.




FIGURE 3. Crystal Oscillator Network




FIGURE 4. Plot of Divide-By Vs Duty Cycle





FIGURE 5. Clock Radio Circuit with Battery Back-Up






FIGURE 6. Typical Current Drain Vs Oscillator Frequency

FIGURE 7. Output Waveform for Standard MM5369

^{*}To be selected based on xtal used



Counters/Timers

For additional application information, see AN-168 and AN-169 at the end of this section.

MM5865 universal timer general description


The MM5865 Universal Timer is a monolithic MOS integrated circuit utilizing P-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. The chip contains all the logic required to control the two 4-digit counters, blank leading zeros, compare the two counters and to cascade with another MM5865. Input pins start, stop, reset and set the counters, determine which of the 7 functions is performed, the resolution of the display (0.01 sec, 0.1 sec, 1 sec, or external clock) and what modulo the counters divide by. Outputs include the comparator output, multiplexed BCD outputs and digit enables. The BCD outputs interface directly with MM14511, a BCD to 7-segment decoder, which interfaces with a LED display. The digit enable outputs of 2 cascaded MM5865's interface directly with a DM8863 LED 8-digit driver. A DS8877 or DS75492 Hex Digit Driver may be used with a single MM5865. The digit enable outputs interface directly with a DM8863, a LED digit driver. The 7 functions include start-stop with total elapsed time, start-stop with accumulative event time, split, sequential with total elapsed time, rally with total elapsed time, program up count and program down count. The circuit uses a 32.8 kHz crystal or an external clock and is packaged in a 40-lead dual-in-line package.

applications

- Stop watch
- Kitchen timer
- Oven timer
- Event timer/counter
- Rally timer
- Navigational timer
- Industrial timer/counter

features

- Function 1: Standard Start-Stop with total elapsed time memory
- Function 2: Standard Start-Stop with total accumulative event time
- Function 3: Sequential with total elapsed time memory
- Function 4: Standard split
- Function 5: Rally with total elapsed time memory
- Function 6: Programmable up count. Repeatable upon command
- Function 7: Programmable down count
- Comparator output
- Crystal controlled oscillator (32.8 kHz)
- External clock input (option)
- Provides external clock
- Select resolution
- Select count up or down
- Select modulo 6 or 10 for digits 2, 3 and 4
- Blanking between digits
- Leading-zero blanking
- Multiplex rate output
- External multiplex rate input (option)
- Can be cascaded
- Waiting state indicator
- Simple interface to LED display
- Elimination of illegal time display at turn-on
- Wide power supply range 7V-20V



absolute maximum ratings

electrical characteristics

 $\rm T_A$ within operating range, $\rm 7V \le V_{SS} \le 20V, V_{DD}$ = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{DD} Power Supply Current			- 7	15	mA
Input Frequency at OSC IN		dc	32.8	80	kHz
Multiplex Frequency	$V_{SS} \ge 10V$	dc	0.4	80	kHz
Blanking Frequency		dc	0.8	10	kHz
Clock Frequency	V _{SS} = 7V	dc	0.1	10	kHz
	V _{SS} = 10V	dc		100	kHz
Input Levels					
Input Logic Low	Internal Resistor	V _{DD}		V _{DD} +1	v
Input Logic High	~100k to V _{DD}	V _{SS} - 1		V _{SS}	, V
OUTPUT CURRENTS	The second secon				
Digit and BCD Outputs	V _{SS} = 7V				
Source Current	V _{OUT} = V _{SS} -2V	1			mA
Sink Current	$V_{OUT} = V_{SS} - 6.3V$	1	٠.		μΑ
Blanking Output	V _{SS} = 7V				
Source Current	$V_{OUT} = V_{SS} - 2V$	1			mA
Sink Current	$V_{OUT} = V_{SS} - 6.3V$	1		-	μΑ
Multiplex Output	V _{SS} = 7V				
Source Current	V _{OUT} = V _{SS} - 2.5V	500			μΑ
Sink Current	$V_{OUT} = V_{SS} - 6.3V$	8			μΑ
Clock Output	V _{SS} = 7V				
Source Current	$V_{OUT} = V_{SS} - 4V$	10			μΑ
Sink Current	$V_{OUT} = V_{SS} - 6.3V$	5			μA
Control C1, C2 Outputs	V ₉₉ = 7V				
Source Current	$V_{OUT} = V_{SS} - 2.5V$	500			μΑ
Control C1, C2 Inputs	V _{ss} = 7V				•
Sink Current	$V_{IN} = V_{SS} - 6.3V$	8			μΑ
Comparator Output	V _{SS} = 7V				•
Source Current	V _{OUT} = V _{SS} - 2V	1			mA
Sink Current	$V_{OUT} = V_{SS} - 6.3V$	1			μΑ
Waiting State Indicator	V _{SS} = 7V				•
Source Current	V _{OUT} = V _{SS} - 2V	1 1			mA
Sink Current	V _{OUT} = V _{SS} - 6.3V	1			μΑ

functional description

A block diagram of the MM5865 Universal Timer is shown in *Figure 1*. A connection diagram is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 1*.


Function 1

In Function 1, counters 1 and 2 count up beginning with a transition on the Start-Stop pin from V_{DD} to V_{SS} . Counter 2 is shown counting. A second transition from V_{DD} to V_{SS} on the Start-Stop pin inhibits the clock pulses to counter 2, stores and displays the contents of counter 2. Counter 1 continues to count. The third transition from V_{DD} to V_{SS} on the Start-Stop pin resets counter 2, enables clock pulses to counter 2 and displays counter 2 counting. Subsequent Start-Stop transitions repeat this sequence, all this time counter 1 continues to count. At the conclusion of the last event to be timed, a Final Event Stop transition from V_{DD} to V_{SS} inhibits the clock to both counters and displays counter 2. A Start-Stop transition from

 $V_{\rm DD}$ to $V_{\rm SS}$ switches the display from counter 2 to counter 1. Repetitive Start-Stop transitions switch the display between counter 2 and counter 1.

Function 2

In Function 2, counter 1 and 2 count up beginning with a transition on the Start-Stop pin. Counter 2 is displayed counting. A second transition on the Start-Stop pin inhibits the clock pulses to both counter 1 and counter 2, stores and displays the contents of counter 2. The third transition on the Start-Stop pin resets counter 2, enables the clock to both counters and displays counter 2 counting. Subsequent Start-Stop transitions repeat this sequence. At the conclusion of the last event to be timed, a Final Event Stop transition inhibits the clock to both counters and displays counter 2. A Start-Stop transition switches the display from counter 2 to counter 1. Repetitive Start-Stop transitions switch the display between counter 2 and counter 1.




Function 3


In Function 3, counter 1 and 2 count up beginning with a transition on the Start-Stop pin. Counter 2 is displayed counting. A second transition on the Start-Stop pin stores and displays the contents of counter 2, resets counter 2, and initiates a new up-count in counter 2; however, the new up-count is not displayed. Counter 1 continues to count. A transition on the Latch Control pin will display counter 2 counting until another transition on the Start-Stop pin. A Final Event Stop transition inhibits the clock pulses to both counters 1 and 2 and displays the contents of counter 2. A Start-Stop transition after the Final Event transition switches the display from counter 2 to counter 1. Repetitive Start-Stop transitions switch the display between counter 2 and counter 1.

Function 4

In Function 4, counter 2 counts up beginning with a transition on the Start-Stop pin. Counter 2 is displayed counting. A second transition on the Start-Stop pin stores and displays the contents of counter 2. Subsequent Start-Stop transitions update the display of counter 2. A transition on the Latch Control pin will display counter 2 counting until a transition on the Start-Stop pin. A Final Event Stop transition inhibits the clock pulses to counter 2 and displays the contents of counter 2.



Flow Chart for Function 3



Flow Chart for Function 4


Function 5

In Function 5, counter 1 and 2 count up beginning with a transition on the Start-Stop pin. Counter 2 is displayed counting. A second transition on the Start-Stop pin inhibits the clock pulses to counter 2, and the contents of counter 2 are displayed. Counter 1 continues counting. The third Start-Stop transition enables the clock pulses to counter 2 and counter 2 is displayed counting. Subsequent Start-Stop transitions repeat this sequence, all the time counter 1 continues counting. At the conclusion of the last event to be timed, a Final Event Stop inhibits the clock pulses to both counters 1 and 2, and displays counter 2. A Start-Stop transition switches the display from counter 2 to counter 1. Repetitive Start-Stop transitions switch the display between counter 2 and counter 1.


Function 6

In Function 6, counter 1 is displayed at power-on or reset. Counter 1 is set to a specific count by Program Digit 1—4 pins. Then the comparator is enabled. Counter 2 is displayed counting up beginning with a transition on the Start-Stop pin. When counter 2 is coincident with counter 1, the clock pulses to counter 2 are inhibited, the contents of counter 2 are displayed and the Comparator Output is enabled. Upon the transition of Reset, counter 1 is again displayed with the time that was set, and the Comparator Output is disabled. Counter 1 can be reprogrammed by the Program Digit 1—4 pins if desired. A Start-Stop transition repeats the sequence.

If the Comparator Output pin is connected to the Reset pin, Automatic Reset will occur, however, this connection must be broken during digit programming.




Flow Chart for Function 5



Flow Chart for Function 6

Function 7

In Function 7, counter 1 is displayed all the time. Counter 1 is set to a specific count by Program Digit 1—4 pins. Then the comparator and Control C1 In are enabled. Pin 4 and pin 35 must be floating or connected to $V_{\rm DD}$ during digit programming. Counter 1 counts down from the set count beginning with a transition on the Start-Stop pin. When counter 1 counts down to zero, the clock pulses to counter 1 are inhibited and the comparator Output is enabled. This is not repeatable without setting a new count into counter 1. The comparator and Control C1 In must be inhibited and a reset pulse must occur before the new count may be entered.



Flow Chart for Function 7

Reset

This input will reset all logic and counters in Functions 1–5 and Function 7. In Function 6, Reset will reset logic but not counter 1. Reset is internally pulled to V_{DD} , or a logic zero. For a reset to occur, the Reset pin must be held to V_{SS} , a logic one.

Start-Stop

This input is used to control the counters. How it affects the counters is explained in each function. For Start-

Stop to affect the counters, it must be held to V_{SS} , a logic one. Logic zero results when the pin is tied to V_{DD} or left floating (internal pull-up to V_{DD}).

Final Event Stop/Comparator Output

This pin is used to indicate to the circuit that no more events will be timed or counted. Final Event Stop affects the circuit when it is held to V_{SS} . There is an internal pull-up to V_{DD} . This pin is also an output pin, V_{SS} indicates comparison between the two counters.

Divide Scale Inputs

These three inputs are used to determine whether the counters will count in Modulo 6 or Modulo 10. Table I shows the code for which digit will count in Modulo 6 or Modulo 10. A logic one is when the pin is held to V_{SS} . When the pin is tied to V_{DD} or left floating (internal pull-up to V_{DD}), a logic zero results.

TABLE I. Divide Scaler Code

		IVIDE		COUNTER 1			COUNTER 2				
1	1	2	3	D4	D3	D2	D1	D4	D3	D2	D1 .
	0	0	0	10	10	10	10	10	10	10	10
	1	0	0	6	10	10	.10	6	10	10	10
	0	1	0	10	6	10	10	10	6	10	10
1	1	1	0	10	10	6	10	10	10 .	6	10
ł	0	0	1	10	10	10	10	10	10	10	10
İ	1	0	1	10	10	10	10	6	10	10	10
	0	1	1	10	10	10	10	10	6	10	10
	1	1	1	10	10	10	10	10	10	6	10

Comparator Enable

This input enables the comparator. To enable the comparator, the pin is held to V_{SS} or logic one. To disable the comparator, the pin is tied to V_{DD} or left floating (internal pull-up to V_{DD}).

Resolution Select Inputs

These two inputs are used to select the frequency of the clock pulses to the counters, Table II shows the code for each frequency. A logic one is when the pin is held to V_{SS} . A logic zero results when the pin is tied to V_{DD} or left floating (internal pull-up to V_{DD}).

TABLE II. Resolution Select Code

RESOLUTION SELECT 1 2		FREQUENCY OF CLOCK TO COUNTERS	DISPLAY RESOLUTION
0	0	100 Hz	0.01 sec
.0	1	10 Hz	0.1 sec
1	0	1 Hz	1 sec
1	1	External	

Clock In/Out

This pin is either an input or output depending on the code at the Resolution Select inputs. If the pin is used as an output pin, it will output the clock frequency the Resolution Select inputs have selected. When used as an input, an external clock is used to clock the counters.

Blanking Output

This output is used to blank the display at the beginning and end of each digit time to allow for internal delay between two cascaded chips, see *Figure 3*. The display is blanked when the Blanking Output is at V_{DD}.




FIGURE 3. Blanking Output

Oscillator In and Out

A quartz crystal, resonant at 32.8 kHz, two capacitors and one resistor, together with the internal MOS circuits form a crystal controlled oscillator as shown in *Figure 4*. Varying one of the capacitors allows precise frequency settings. For test purposes, OSC IN is the input and OSC OUT is the output of an inverting amplifier.




FIGURE 4. Crystal Oscillator

Multiplex Input and Output

The Multiplex Input pin allows an external multiplex rate to be used in the chip. The multiplex rate inside the chip is one fourth the Multiplex Input and Multiplex Output rate. When using the Multiplex Input pin, the Multiplex Output pin must be tied to $V_{\rm SS}$. The Multiplex Output pin must be tied to $V_{\rm SS}$.

plex Output pin is four times the internal multiplex rate. To use the Multiplex Output pin, the Multiplex Input pin must be tied to $V_{\rm DD}$. The Multiplex Input must be used if the oscillator pins are not used. If the Multiplex Input pin is used, OSC IN, OSC OUT and the blanking output are not used.

Control C1, C2 In and Control C1, C2 Out

These four input pins are used to cascade two chips together. When the Control C1 In pin is floating (internal pull-up to V_{DD}) or tied to V_{DD} , the clock pulses to counter 1 are inhibited. When Control C1 In is at V_{SS} counter 1 is enabled. Control C1 Out is at V_{SS} when counter 1 is at it s maximum count, and it is floating at all other times. The Control C1 In pin must be floating (or connected to V_{DD}) while digit programming in Function 7. Control C2 pins operate on counter 2 in a similar manner.

Program Digits 1-4

These four input pins are used to program or set any count desired in counter 1 in Functions 6 and 7. When Program Digit 1 is at V_{SS} , the least significant digit of counter 1 advances at a 2.5 Hz rate. There is no carry-over from digit to digit. Program Digit 1 has no effect if tied to V_{DD} or left floating (internal pull-up to V_{DD}). Only one Program Digit input may be held to V_{SS} at a time.

Program Digit 1/Latch Control

This input has two functions; besides setting a count in digit 1 of counter 1 in Functions 6 or 7, it also affects Functions 3 and 4. In Functions 3 and 4, this input allows the display to show counter 2 counting as described in Functions 3 and 4.

Program Digit 4/Waiting State Indicator


This input besides setting a count in digit 4 of counter 1 in Functions 6 and 7, also indicates that the chip has been reset and is in the stand-by mode at power-on. In Functions 1–5, the Waiting State Indicator is at $\rm V_{SS}$ until a Start-Stop transition has occured. Once a Start-Stop transition has occured, the output remains at $\rm V_{DD}$.

Leading Zero Blanking

In Functions 1–5, leading zeros are blanked for both counters 1 and 2. In Functions 6 and 7, counter 2 has leading zero blanking. At power-on, the display is blank in Functions 1–5, and all zeros are displayed in Functions 6 and 7.

Output Circuits

For BCD and Digit Outputs, V_{SS} is a logic one. *Figure 5* illustrates the circuit used for all outputs except for Control C1, C2 Out. The Control C1, C2 Out circuit is illustrated in *Figure 6*. *Figure 7* illustrates the simple interface needed for an 8-digit stop-watch. *Figure 8* illustrates the MM5865 being used to count how many events occur in a specified time. *Figure 9* shows the MM5865 as a simple industrial counter when the input clock is a constant frequency above 400 Hz.






FIGURE 8. Application of MM5865 to Count Events in a Specified Time




FIGURE 9. Industrial Counter



Counters/Timers

MM53107 17-stage oscillator/divider


general description

The MM53107 is a low threshold voltage CMOS integrated circuit with 17 binary divider stages that can be used to generate a precise 60 Hz reference from a 2.097152 MHz quartz crystal. An internal pulse is generated by the combinations of stages 1–4, 16 and 17 to set or reset the individual stages. The number the circuit will divide by is 34,952. The MM53107 is advanced one count on the positive transition of each clock pulse. One buffered output is available: the 17th stage 60 Hz output. The MM53107 is available in an 8-lead dual-in-line epoxy package.

features

- Divides by 34,952
- Input frequency-2.097152 MHz
- Output frequency-60 Hz
- Crystal oscillator
- High speed (2 MHz at VDD = 2.5V)
- Wide supply range 2-6V
- Low power (0.5 mW @ 2 MHz/2.5V)
- Fully static operation
- 8-lead dual-in-line package

block and connection diagrams







FIGURE 2

Order Number MM53107N See Package 17

typical performance characteristics



absolute maximum ratings

Voltage at Any Pin -0.3V to $V_{CC} + 0.3V$ Operating Temperature 0°C to $+70^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$ Package Dissipation 500 mW Maximum V_{CC} Voltage 6V Operating V_{CC} Range 2.5V to 6V Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics

TA within operating temperature range, V_{SS} = Gnd, $2.5V \le V_{DD} \le 6V$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Current Drain	V _{DD} = 6V			10	μΑ
Operating Current Drain	V _{DD} = 2.5V, f _{IN} = 2.1 MHz			200	μΑ
Frequency of Oscillation	V _{DD} = 2.4V	dc		2.1	MHz
	V _{DD} = 6V	dc		4.0	MHz
Output Current Levels					
Logical "1 " Source	V _{DD} = 4V,	100			μΑ
Logical "0 " Sink	V _{OUT} = 2V	100			μΑ
Output Voltage Levels					*
Logical "1"	V _{DD} = 6V	5.0		`	٧
Logical "0"	$I_{O} = 10 \mu\text{A}$			1.0	V

functional description

A connection diagram for the MM53107 is shown in Figure 2 and a block diagram is shown in Figure 1.

TIME BASE

A precision time base is provided by the interconnection of a 2,097,152 Hz quartz crystal and the RC network shown in *Figure 3* together with the CMOS inverter/amplifier provided between the Osc In and the Osc Out terminals. Resistor R1 is necessary to bias the inverter for class A amplifier operation. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal.


The network shown provides > 100 ppm tuning range when used with standard crystals trimmed for C_L = 12 pF. Tuning to better than ± 2 ppm is easily obtainable.

DIVIDER

A pulse is generated when divider stages 1—4, 16 and 17 are in the correct state. This pulse is used to set or reset individual stages of the counter, the modulus of the counter is 34,952.

OUTPUT

The Divide Output is the input frequency divided by 34,952. The output is a push-pull output. A typical application of the MM53107 is shown in *Figure 5*.







FIGURE 4. Duty Cycle



Counters/Timers



MM5865 Universal Timer Applications

introduction

A single chip universal counter and timer is now available from National Semiconductor Corporation through distributors of their products.

The MM5865 universal timer contains, in one 40-pin package, two 4-digit counters, oscillator, 18-stage divider, multiplexer, and all the logic required to control the counters, blank leading zeros, compare the two counters, program one of the counters, and cascade two MM5865 integrated circuits.

The MM5865 provides input pins for seven modes of timing and/or counting operations. When the chip is used as a timer, two input pins may be programmed to provide a display resolution of 0.01 second, 0.1 second, 1 second, or external clock. In addition, the modulo by which the counters divide may be programmed using three divide scaler input pins.

The outputs include the comparator output, multiplexed BCD segment outputs, and digit enable. The BCD segment outputs interface directly with the MM14511 (CD4511), a BCD to 7-segment latch/decoder/driver which interfaces with an LED display. The digit enable outputs of cascaded MM5865s interface directly with a DS8863 (DM8863), an MOS to LED 8-digit driver. A single MM5865 interfaces directly with a DS8877 or DS75492 6-digit driver.

When a suitable crystal is used with the MM5865 oscillator, the counters of a single chip (or those of two chips cascaded) may be used as timers with the following functions:

- 1. Counter 2: Start-Stop timing Counter 1: Total elapsed time
- 2. Counter 2: Start-Stop timing Counter 1: Total accumulated time
- 3. Counter 2: Sequential event timing Counter 1: Total elapsed time
- 4. Counter 2: Split-timing with total elapsed time Counter 1: Not actively used
- 5. Counter 2: Total accumulated time Counter 1: Total elapsed time
- 6. Counter 2: Up counter Counter 1: Programmable counter
- 7. Counter 2: Programmable down counter Counter 1: Not actively used

Therefore, one or two MM5865s along with two other integrated circuits and a 4- or 8-digit display may be. used in the following applications:

- 1. Photographic enlarger timer, with each digit individually programmable
- 2. Stopwatch
- 3. General purpose timer
- 4. Event timer/counter
- 5. Rally timer
- 6. Navigational timer
- 7. Industrial timer/counter

The MM5865 may also be used as a frequency counter, or it may be used as the time reference of a larger frequency counter. The maximum oscillator frequency of the MM5865 is 80kHz; the maximum clock input frequency is 100 kHz.

how the MM5865 operates

As can be assumed from the brief description above, the MM5865 is a very powerful integrated circuit, capable of many applications. Therefore, in order to fully stimulate the imagination of readers, its repertoire will be presented in detail.

A block diagram of the MM5865 universal timer is shown in Figure 1, and the connection diagram is shown in Figure 2. As nearly as possible, all technical terms in the following discussion conform to definitions presented in the Radio Shack Dictionary of Electronics, edited by Rudolf F. Graf.

Multiplexer

Because of the internal multiplexer, only one BCD to 7-segment latch/decoder/driver need be used to interface one or two MM5865s to a suitable display. The multiplexer may be controlled in three ways.

An externally generated multiplex frequency may be applied to the Multiplex Input pin of the MM5865. An external clock is then applied to the Clock Input pin. (For example, an LM555C may be used as a square-wave oscillator to provide the necessary input to pin 23.)




Figure 1. Internal block diagram of the MM5865 Universal Timer.




Figure 2. MM5865 connection diagram.

When an external multiplex rate is applied to the Multiplex Input pin, the Multiplex Output pin must be connected to V_{SS} , and the Oscillator In, Oscillator Out, and Blanking pins should be floating. The multiplex rate inside the chip is one fourth the frequency applied to the Multiplex Input pin. In this mode of operation two MM5865s may not be cascaded. In fact, to make use of the Multiplex Output pin, the Multiplex Input pin must be connected to V_{DD} . The frequency at the Multiplex Output pin is the same as that applied to the Multiplex Input pin.

The multiplexer may also be controlled by using internal MOS circuits to form a crystal controlled oscillator. To form the oscillator a crystal, two capacitors, and one resistor must be added externally. One of the capacitors should be variable to allow precise frequency settings. When these external components are connected to the Oscillator Input and Oscillator Output pins, the Multiplex input pin must be connected to $V_{\rm DD}$.

When the input clock is at a constant frequency above 400 Hz the Multiplex Input pin may be connected to the Clock Input pin. In this mode of operation the input clock which is being counted is also used as the externally generated multiplex frequency. The multiplex rate inside the chip will be one fourth the clock input frequency as described above.

2

Oscillator

Figure 3 shows how external components may be connected to the Oscillator Input and Output pins. A frequency counter used to adjust the frequency of the oscillator may be connected to the Oscillator Output pin through a 50 pF capacitor.




Figure 3. Crystal oscillator connections.

Divider

The divider stages produce the blanking output by dividing the oscillator input frequency by 41. This output is used to blank the display at the beginning and end of each digit time to allow for internal delay between two cascaded chips. The display is blanked when the Blanking Output is at $V_{\rm DD}$.

The divider stages then divide the blanking output by 2 to generate the Multiplex Output. The frequency which appears at the Multiplex Output pin is further reduced in frequency by the divider stages so that the Resolution Select pins may be used to program the resolution of the display. Table 1 shows how these two inputs are used to select the frequency of the internal clock pulses to be applied to the two counters. The frequencies and display resolutions for an oscillator frequency of 32.8kHz are given.

Table I. Resolution Select Code. A zero indicates that the pin is left floating (or connected to V_{DD}); a one indicates that the pin is connected to V_{SS}. Note that when an external clock is applied to pin 15, pins 16 and 17 must be connected to V_{SS}.

Resoluti	on Select	Frequency of	S: 1 B 1
Pin 16	Pin 17	Clock to Counters	Display Resolution
0	0	100 Hz	0.01 sec
0	1	10 Hz	0.1 sec
1	0	1 Hz	1 sec
1	1	External	

The Clock Input/Output pin is either an input or an output depending on the code at the Resolution Select input pins. If the pin is used as an output it will output the clock frequency selected by the program applied to pins 16 and 17. When it is used as an input an external clock must be used to clock the counters.

Control Logic

The block labeled "Control Logic" contains the logic required to select one of the seven functions, reset all logic and counters, start and stop the counters, indicate that a final event has occurred, and display counter 2 in Functions 3 and 4.

The selection of a function is accomplished by connecting one of the seven function pins to V_{SS}; the other six function pins are left floating.

The Reset Input will reset all logic and counters in Functions 1-5 and Function 7. In Function 6, Reset will reset logic and counter 2, but not counter 1. For reset to occur the Reset pin must be momentarily connected to V_{SS} . Internal control logic provides poweron reset, however, to insure proper power-on resetting of all logic and the counters a $10\mu F$, 35V Solid Tantalum Capacitor (Allied #852-5680) should be used across the V_{SS} - V_{DD} power busses.

In Function 6, the Reset Input pin may be connected to the Comparator Output pin in order to automatically reset logic and counter 2. When this connection is made, a Start/Stop transition is all that is needed to repeat the up count of counter 2.

The Start/Stop Input is used to control the counters by momentarily connecting pin 14 to $V_{\rm SS}$. The manner in which this input affects the counters during the execution of each function will be explained as the descriptions of the functions are given.

The Final Event Stop/Comparator Output pin is used to indicate to the circuit that no more events will be timed or counted. Final Event Stop affects the circuit when it is momentarily connected to V_{SS}. When this pin is used as the comparator output, a V_{SS} level at the pin indicates comparison between the two counters.

Additional Control Logic

The three Divide Scaler inputs permit the counters to be programmed to count in Modulo 6 or Modulo 10. Table II shows the possible codes which may be applied to the Divide Scaler pins. A zero indicates that the pin is left floating (or connected to V_{DD}); a one indicates that the pin is connected to V_{SS} .

Table II. Divide Scaler Code

0	Divid	е				Mo	dulo
S	cale	's	Counter 1 Counter			Counter 2	
	Pin			Di	git		Digit
1	2	3	4	3	2	1	4 3 2 1
0	0	0	10	10	10	10	10 10 10 10
1	0	0	6	10	10	10	6 10 10 10
0	1	0	10	6	10	10	10 6 10 10
1	1	0	10	10	6	10	10 10 6 10
0	0	1	10	10	10	10	10 10 10 10
1	0	1	10	10	10	10	6 10 10 10
0	1	1	10	10	10	10	10 6 10 10
1	1	1	10	10	10	10	10 10 6 10

A zero indicates that the pin is left floating (or connected to V_{DD}); a one indicates that the pin is connected to V_{SS} .

For example, if the Resolution Select pins are programmed to give a 1 second display resolution (code "10") in a stopwatch application, and if the Divide Scaler code is "110," then the maximum possible count for both counters 1 and 2 would be 9959 (99 min, 59 sec). This means that the unit minutes display will advance by one digit every 60 seconds.

Connecting pin 4 to V_{SS} enables the comparator. In functions 1-5 the Comparator Enable pin must be left floating (or connected to V_{DD}). In function 6 the Comparator Enable pin must be connected to V_{SS} after digit programming; if the Comparator Enable pin is connected to V_{SS} (comparator enabled) at power on, the Reset pin must be momentarily connected to V_{SS} before a Start/Stop transition will begin the counter 2 count-up.

In function 7, if the Comparator Enable pin is floating (or connected to V_{DD}) when power is applied to the chip, or when the function switch is switched to function 7, the Comparator Enable pin must be connected to V_{SS} after digit programming as in function 6; however, in function 7, if the Comparator Enable pin is connected to V_{SS} (comparator enabled) at power on (or when the

function switch is switched to function 7), the comparator must be disabled by 1) disconnecting the Comparator Enable pin from V_{SS} , and 2) momentarily connecting the Reset pin to V_{SS} ; this must be done before the digits are programmed. This is necessary, of course, because connecting the Reset pin to V_{SS} after digit programming will simply reset counter 1 to "0000." In function 6, a Reset transition after digit programming does not reset counter 1 to "0000."

In addition, the Control C1 In pin (pin 35) must be floating (or connected to V_{DD}) during digit programming in function 7. After digit programming, the Control C1 In pin must be connected to V_{SS} before the count-down begins. A DPDT, Center "OFF" switch connected as shown in *Figure 4*, may be used to control both the Comparator Enable pin and the Control C1 In pin. In one position the DPDT switch connects the Control C1 In pin to V_{SS} for functions 1 - 5. Digit programming may be accomplished in function 7 by placing the switch in the Center "OFF" position. In the third position both the Comparator Enable and the Control C1 In pins are connected to V_{SS} for functions 6 and 7.




Figure 4. Stopwatch/Timer application showing the connections for a single MM5865. Two cascaded MM5865s may also be used, as described in the text.

Pins 36-39, the Program Digit 1-4 pins, are used to program a desired count into counter 1 when using functions 6 and 7. When any of the four Program Digit pins are connected to V_{SS} , the display digit of counter 1 associated with that pin advances at a 2.5 Hz rate (assuming the oscillator frequency is 32.8 kHz). The Program Digit 1 pin advances the least significant digit of counter 1; the Program Digit 4 pin advances the most significant digit. There is no carry over from digit to digit, and only one Program Digit Input may be connected to V_{SS} at a time.

The Program Digit 1 pin also functions as a counter 2 latch control in functions 3 and 4. In functions 3 and 4, momentarily connecting the Program Digit 1/Latch Control pin to V_{SS} permits the display to show counter 2 counting.

The Program Digit 4 pin also serves two purposes; in functions 1-5 this pin indicates that the chip has been reset and is in the standby mode at power-on. Visual indication of this condition may be accomplished by connecting a transistor between the Program Digit 4/ Waiting State Indicator pin and the Segment DP Anode of a multiplexed display. With the transistor connected as shown in *Figure 4*, the Waiting State Indicator pin will be at VSS at power-on until a Start/Stop transition occurs. After a Start/Stop transition occurs, the Waiting State Indicator pin will remain at VDD until power is removed from the chip.

Leading Zero Blanking

In functions 1-5, leading zeros are blanked for both counters. In functions 6 and 7, counter 2 has leading zero blanking but counter 1 does not. At power-on the display is blank (or all decimal points if the Waiting State Indicator pin is used) in functions 1-5; all zeros are displayed in functions 6 and 7.

Control C1, C2 In and Control C1, C2 Out

These four pins are used to cascade two chips together. In this mode of operation the primary MM5865, which is directly controlled by the crystal oscillator, connects to another MM5865 in the following manner: the Control C1 In pin of the primary chip is connected to V_{SS} except during digit programming in function 7; the Control C1 Out pin connects to the Control C1 In pin of the other MM5865; the Control C2 In pin of the primary chip is connected to V_{SS} ; the Control C2 Out pin connects to the Control C2 In pin of the other MM5865; the Control C1 Out and the Control C2 Out pins of the second chip are left floating.

When the Control C1 In pin is floating (or connected to V_{DD}), the clock pulses to counter 1 are inhibited. When the Control C1 In pin is connected to V_{SS} , counter 1 is enabled. Control C1 Out is at V_{SS} when counter 1 is at its maximum count, and it is floating at all other times. The Control C2 pins affect counter 2 in a similar manner.

Other possible connections between the two chips are:
1) all function pins connected together, 2) pins 12, 13,
14, and 15 connected together, 3) all BCD pins connected together, and 4) pins 39 connected together in functions 1-5 only.

When two MM5865s are cascaded as described above, eight momentary switches or individual electrical signals

must be provided if every digit of the display is to be programmable. In addition, another switch would have to be provided to break the pin 39 connection between the two chips in functions 6 and 7. Of course, all of the switching action could be provided by one ganged rotary switch if desired; even the function 6 Reset to Comparator Out connection could be accomplished if the proper switch were used.

Electrical Characteristics

The maximum supply voltage which may be connected between V_{SS} and V_{DD} (V_{DD} = 0V) is 20V. National specifies that the minimum voltage at which the chip will operate is 7V; however, some chips will operate well down to V_{SS} = 5V. With a 9V transistor battery used as the power supply, and display inhibited, the power supply current will be approximately 7mA to 15mA for a one-chip stopwatch.

The maximum input frequency at the oscillator is 80 kHz; however, the oscillator and dividers are designed for stopwatch applications using a 32.8 kHz crystal. (A 32.768 kHz crystal, available from Quest Electronics, P.O. Box 4430 E, Santa Clara, CA 95054, may be used without much loss in accuracy.)

Drivers must be provided for the Digit and BCD Outputs. Two MM5865s interface directly with the MM14511 Segment Driver and the DS8863 Digit Driver. A DS8877 or DS75492 Hex Digit Driver may be used with a single MM5865.

The Seven Functions

The one-chip circuit shown in *Figure 4* indicates all connections necessary to employ the MM5865 as a 4-digit stopwatch/timer. The seven available functions will be described using this figure, in which the desired function is selected by switching S5. When necessary, refer also to *Figures 1* through 3.

Function 1

In function 1, at power-on (S1 closed) four decimal points are visible on the display, indicating that the counters have been reset, but not necessarily all logic. If the Comparator Enable pin is connected to V_{SS} (S3 in Function 6-7 position) at power-on, a Start/Stop transition (obtained by momentarily closing S12) will cause the decimal points to disappear from the display; however, the chip will not begin counting. First it is necessary to place S3 in the Functions 1-5 position, then to reset the logic (by momentarily closing S11).

Once all logic is reset (either by applying power with S3 in the Functions 1-5 position or by the method discussed above), a Start/Stop transition will cause both counters to begin counting up. The up-count of counter 2 is displayed, the least significant digit advancing at a 1Hz rate. A second Start/Stop transition inhibits the clock pulses to counter 2 and stores and displays the contents of counter 2; however, counter 1 continues to count. A third Start/Stop transition resets counter 2, enables clock pulses to counter 2 and, again, displays counter 2 counting up. Subsequent Start/Stop transitions repeat this sequence. Counter 1 continues to count, from the time of the first Start/Stop transition, until the occurrence of a Final Event Stop transition (obtained by momentarily closing S10). A Final Event

Stop transition inhibits the clock pulses to both counters and displays counter 2. After this Final Event Stop transition has occurred, a Start/Stop transition switches the display from counter 2 to counter 1. Each subsequent Start/Stop transition alternately displays one of the counters.

To summarize, in function 1 both counters start counting up with an initial Start/Stop transition. Counter 1 continues to count (recording total elapsed time) until a Final Event Stop transition. Counter 2 (alternately) starts, then stops counting with each Start/Stop transition (timing as many intervals as desired), until a Final Event Stop transition. Any time a Reset transition occurs both counters are reset to "0000" and the display blanks.

Function 2

The only difference between functions 1 and 2 is that in function 2, whenever a Start/Stop transition inhibits the clock pulses to counter 2, the clock pulses to counter 1 are also inhibited. Start/Stop transitions which reset counter 2 and enable clock pulses to counter 2 also enable clock pulses to counter 1; counter 1 does not reset, however. The up-count in counter 1 resumes at the stored count; therefore, counter 1 records total accumulated time

Function 3

In function 3 the power-on conditions are the same as those in functions 1 and 2. Once all logic is reset a Start/Stop transition causes both counters to begin counting up Counter 2 is displayed counting. A second Start/Stop transition stores and displays the contents of counter 2, resets counter 2, and initiates a new up-count. However, the new up-count is not displayed. Counter 1 continues to count. The initial count remains displayed until a third Start/Stop transition. This third Start/Stop transition and subsequent Start/Stop transitions repeat the sequence described above, indicating the length of time between successive Start/Stop transitions.

The occurrence of a Latch Control transition (obtained by momentarily closing S5) any time after the second Start/Stop transition will cause counter 2 to be displayed while counting. The count will continue to be displayed until a Start/Stop transition. This Start/Stop transition also stores and displays the contents of counter 2 and then resets counter 2. As before, counter 1 continues to count, but counter 2 begins a new count.

A Final Event Stop transition inhibits the clock pulses to both counters and displays the contents of counter 2. A Start/Stop transition occurring after the Final Event Stop transition switches the display from counter 2 to counter 1. Repetitive Start/Stop transitions switch the display between counter 2 and counter 1. Any time a Reset transition occurs, both counters are reset to "0000" and the display blanks.

Function 4

In function 4 the power-on conditions are the same as those in functions 1-3. Once all logic is reset a Start/Stop transition causes counter 2 to begin up-counting. Counter 2 is displayed counting. A second Start/Stop

transition stores and displays the contents of counter 2. Subsequent Start/Stop transitions update the display of counter 2. A Latch Control transition will display counting until the occurrence of a Start/Stop transition. This Start/Stop transition, following the Latch Control transition, does not reset counter 2 as it does in function 3. Rather, counter 2 continues to count up. A Final Event Stop transition inhibits the clock pulses to counter 2 and displays the contents of counter 2. A Reset transition at any time resets counter 2 to "0000."

Function 5

Again, in function 5 the power-on conditions are the same as those in functions 1-4. Once all logic is reset a Start/Stop transition causes both counters to begin counting up. Counter 2 is displayed counting. A second transition on the Start/Stop pin inhibits the clock pulses to counter 2, and the contents of counter 2 are displayed. Counter 1 continues to count. A third Start/Stop transition enables the clock pulses to counter 2; counter 2 resumes counting where it left off, and counter 2 is displayed counting.

Subsequent Start/Stop transitions repeat this sequence with counter 1 counting continuously. A Final Event Stop transition inhibits the clock pulses to both counters and displays counter 2. A Start/Stop transition switches the display from counter 2 to counter 1. Repetitive Start/Stop transitions switch the display between counter 2 and counter 1. A Reset transition at any time resets both counters to "0000."

Function 6

At power on in function 6, counter 1 is displayed with "0000." If the comparator is enabled (S3 in the Function 6-7 position) at power on, a Reset transition (obtained by momentarily closing S11) is necessary before a Start/Stop transition can begin the counter 2 count-up.

Counter 1 is programmed to the desired count by holding each of the four Digit Programming Switches Closed in turn. The comparator must then be enabled by placing S3 in the Function 6-7 position (unless it was already enabled at power-on). Counter 2 is displayed counting up beginning with a Start/Stop transition. When counter 2 is coincident with counter 1, the clock pulses to counter 2 are inhibited, the contents of counter 2 are displayed, and the Comparator Output is enabled. A Reset transition after the counter 2/counter 1 coincidence disables the Comparator Output and displays counter 1 with the programmed time. The Reset transition can be obtained either by momentarily closing S11 or by connecting the reset Input pin to the Comparator Output pin after Digit Programming so that logic and counter 2 are reset automatically whenever counter 2 is coincident with counter 1.

After each Reset transition, subsequent Start/Stop transitions repeat the sequence. Counter 1 may be reprogrammed after any Reset transition, if desired. If a Reset transition occurs while counter 2 is counting up, the clock pulses to counter 2 are inhibited, counter 2 is reset, and counter 1 is displayed with the programmed time.

If a Start/Stop transition occurs while counter 2 is counting up, the clock pulses to counter 2 are inhibited and counter 1 is displayed with the programmed time. With the next Start/Stop transition, counter 2 resumes counting where it was stopped.

If the Reset Input pin is not connected to the Comparator Output pin and if a Final Event Stop transition occurs while counter 2 is counting up, the clock pulses to counter 2 are inhibited and the contents of counter 2 are displayed. The next Start/Stop transition displays counter 1 with the programmed time. Repetitive Start/Stop transitions switch the display between counter 2 and counter 1. A Reset transition followed by a Start/Stop transition starts the counter 2 up-count sequence again.

In function 6, and also in function 7, the digit which is preprogrammed to count in Modulo 6 cannot, of course, be programmed to a digit greater than 5.

Function 7

In function 7 counter 1 is displayed with "0000" at power-on. If S3 is in the Function 6-7 position at power-on, it must be placed in the "OFF" position; then S11 must be momentarily closed. Counter 1 is set to a specific count by holding each of the four Digit Programming Switches closed in turn; then the Comparator must be enabled by placing S3 in the Function 6-7 position.

Counter 1 counts down from the set count beginning with a Start/Stop transition. When counter 1 counts down to zero the clock pulses to counter 1 are inhibited and the Comparator Output is enabled. This is not repeatable without a new count being entered into counter 1. A Final Event transition halts the counter 1 down-count, and subsequent Start/Stop transitions have no effect on counter 1 or counter 2. A Reset transition resets counter 1 to "0000."

Peripheral

The other components shown in Figure 4 consist of input/output interfaces between the user and the MM5865. The crystal used in this stopwatch/timer circuit is a watch crystal cut to oscillate at 32.768kHz. (A 32.8kHz crystal would be best.) This means that the blanking frequency is 799.2Hz, the multiplex frequency is 399.6Hz, and the clock frequency to the counters is 0.99902Hz.

The oscillator frequency may be adjusted by connecting a counter to pin 20 of the MM5865 through a 50pF capacitor and then varying the capacitance of C3. Any attempt to alter the values of R1, C2, or C3 will probably fail; that is, the oscillator will probably not oscillate.

Most of the switches which control the MM5865 are momentary push-buttons which are available from many sources. The function switch, however, is a very small 8-position switch in a TO-5 package; it is available from James Electronics, P.O. Box 822, Belmont, CA 94002.

The 2N4400 (a 2N3904 can also be used) drives the decimal point anode of the display and is itself driven by the Waiting State output of the MM5865.

The MM14511 provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an

output drive capability of 25mA. The DS8863 is an 8-digit driver; each driver is capable of sinking up to 75mA. The MM14511 may be operated at supply voltages up to 15V; however, the DS8863 cannot be operated with supply voltage greater than 10V. For operation with supplies up to 18V, the DS8963 is a direct replacement for the DS8863.

The NSA398 is a 9-digit common cathode LED numeric display with a 1/8-inch character height. Eight inputs are provided for selection of the appropriate segments and decimals (anodes) and nine inputs for digit (cathodes) selection. The anodes are internally interconnected for multiplexing. The NSA398 has a red faceplate which provides excellent visual contrast and ease of visibility over a wide angle. *Figure 5* shows the physical dimensions and pin connections of the NSA398.

practical applications of the stopwatch/timer

Now that the basic operation of the MM5865 has been presented, it is possible to examine practical applications of the seven function universal timer shown in *Figure 4*. This timer, as shown, has a maximum timing capability of 99 minutes, 59 seconds. If another MM5865 is added to the circuit, this timing capability may be extended to 99 hours, 59 minutes, 99.99 seconds. For very accurate timing, the crystal should be cut to oscillate at 32.8kHz, and the oscillator frequency should be precisely tuned to 32.8kHz.

When the stopwatch/timer is being used to time any event, the display should be disabled with S2 as much as possible so that battery power will be conserved.

Function 1 may be used to time two events occurring simultaneously in the following manner. A driver often travels from his home to a city some hours away. On the way, he passes a small town about halfway between his home and the city. He wishes to know how long it takes him to travel from his home to the small town, how long it takes to travel from the town to the city, and finally, how long it takes him to travel from his home to the city.

At the beginning of the trip the driver presses the Start/Stop switch. The display begins to record the time accumulating in counter 2. As he passes through the small town he presses the Start/Stop switch again and records the traveling time from his home to the town. Then he presses the Start/Stop switch again. As he arrives at the city he presses the Final Event Stop switch and records the time shown in the display as being the traveling time from the town to the city. He then presses the Start/Stop switch and sees in the display the traveling time from his home to the city.

Function 2 may be used to record the total accumulated time of several events while each event is being timed individually. For example, a television repairman spends his day ordering parts, talking to customers, and repairing televisions on the bench. He wants to record the time he spends repairing each set so that customers may be properly billed, and he wishes to record his total bench time for the day.




Figure 5. Physical dimensions and pin connections of the NSA398.

At the beginning and end of every bench job he presses the Start/Stop switch to record the time for each job. At the end of his day he presses the Final Event Stop switch, then the Start/Stop switch to record his total bench time.

As an example of a function 3 application, consider an assembly line position at which a worker must fasten three parts to a piece of equipment. A supervisor wishes to record the time it takes the worker to fasten each part and the amount of time the equipment spends at this position.

As the worker receives the piece of equipment, the supervisor presses the Start/Stop switch. The display begins counting up. As the worker finishes with the first part, the supervisor presses the Start/Stop switch. This time will remain in the display until the next Start/Stop transition; the supervisor therefore has a chance to record the first event time.

As the worker finishes with the second part, the supervisor presses the Start/Stop switch again and records the time of the second event. After the worker finishes with the third part the supervisor presses the Final Event Stop switch. The display will show the third event time. The supervisor can then press the Start/Stop switch to record the total time this worker handled the equipment.

With function 4, the total time of an event may be accumulated, and the display may be updated while counter 2 is accumulating the total time. For example, a long distance runner desires to pace himself over a 5-mile run. As he starts out he presses the Start/Stop switch. Then, as he passes known checkpoints, he presses the Start/Stop switch to update the display and note the time of arrival at each check point. At the end of the 5-mile run he presses the Final Event Stop switch to record the total time for the run.

Function 5 may be used to record both total accumulated time and total elapsed time. As an example of an application of function 5, consider a pilot who wants to record total flying time as well as total trip time.

As the pilot starts out he presses the Start/Stop switch. He then presses the Start/Stop switch each time he lands and each time he resumes flying. At the end of his trip he presses the Final Event Stop switch and records total flying time. He then presses the Start/Stop switch to record total trip time.

With proper interfacing, function 6 can be used as an enlarger timer. A photographer programs the desired printing time into the display with the Digit Programming switches, closes the Comparator Enable switch, and closes the Automatic Reset switch. For each print he




Figure 6. The MM5865 used in a simple counting circuit.

simply presses the Start/Stop switch to turn on the enlarger for the desired length of time.

It is not necessary to enable the display while operating the timer. The display must be enabled only to program counter 1. The Reset switch may be pressed at any time to turn off the enlarger. The enlarger may be turned on for adjusting negatives by pressing the Start/Stop switch without enabling the comparator.

With proper interfacing, function 7 may be used as a down-count timer for many applications, including cooking and washing. The desired time is simply programmed into counter 2, the comparator is enabled, and then the Start/Stop switch is pressed. Counter 2 will count down to zero and turn off the appliance.

A few applications (some for which two MM5865s are required) have been presented to illustrate the utility of the MM5865. The Stopwatch/Timer discussed above is but one general application for which the MM5865 may be used.

Figure 6 shows a simple manual counting circuit in which the MM5865 is used to count the closures of a manual switch. Of course, the manual clock could be replaced by electrical pulses.

The 74C00 in this circuit debounces the switch used as a clock, S3. An LM555 is used to provide a multiplexer input frequency of 233 Hz.

The MM5865 is operating in function 5, and displays the up-count of counter 2. After an initial Start/Stop transition, each closure of the manual switch advances the displayed digits by one count. A Reset transition resets counter 2 to "0000."

conclusion

The emphasis of this presentation has been on the general timing and programmable capabilities of the MM5865 rather than on specific applications. Because so many functions are available in one package, it is possible to use the MM5865 as a general purpose chip, adding another MM5865 when it is necessary. In most applications only one or several of the seven functions need be used; however, because of its general purpose nature, the MM5865 lends itself well to the concept of quantity purchasing.

A final note: Unless the start pulse is externally synchronized to the clock (available at pin 15 of the MM5865, if the internal oscillator is used), the amount of time which will elapse between the arrival of the start pulse at pin 14 of the MM5865 and the appearance of the first digit in the display will not be equal to the programmed display resolution. It is possible to develop a start pulse that is

synchronized to the clock using an MM74C221 Dual Monostable Multivibrator as shown in *Figure 20*. The time constant of R1-C1 should be equal to the display resolution, the time constant of R2-C2 should be less than the programmed display resolution, and the time constant of R3-C3 should be less than the time constant of R2-C2.




Figure 21. Start-Pulse Synchronizer. Time constant of R1 - C1 = display resolution. Time constant of R2 - C2 < display resolution. Time constant of R3 - C3 < time constant of R2 - C2.

Counters/Timers



A 4-Digit, 7-Function Stopwatch/Timer

introduction

This construction article is the second of a series which is to concentrate on applications of the MM5865 universal timer. The first article, "MM5865 Universal Timer Applications," presented in detail the programmable and functional characteristics of the MM5865.

This second article illustrates the construction and use of a 4-digit, 7-function stopwatch/timer in which the display resolution and counter modulo may be programmed with printed circuit board jumper wires.

Other than switches, all components of the stopwatch/ timer are mounted on a glass-epoxy or glass-polyester board which is laminated with 1-ounce copper foil on one side. The board is mounted in the attractive instrument/clock case available from James Electronics.

This instrument/clock case has provisions for the display, precut holes for four calculator-type switches, and a precut line cord hole. In addition, the case is sold with a red display bezel, four rubber feet, and a flip-top to conceal the four switches which may be assembled in the precut holes.

A display resolution of 1 second, 0.1 second, or 0.01 second may be programmed by on-board jumpers or a suitable switch. Furthermore, the counters may be programmed to count in modulo 6 or modulo 10.

When used as a photographic enlarger timer or as an appliance timer, each digit is individually programmable with one of four pushbutton switches. The comparator output of the timer may be coupled to an enlarger/appliance control circuit that can be permanently mounted to the enlarger or appliance.

Applications for the stopwatch/timer include, but are not limited to, the following:

- · Laboratory reaction and interval timer
- Photographic enlarger and chemical processing timer
- Stopwatch
- Event timer
- Appliance timer

A simple listing of possible applications for the timer does not adequately describe the enormous power of the instrument. A tabulation of the seven functions which includes a break-out of the functions performed simultaneously by counters 1 and 2 of the MM5865 is much more revealing, and is presented below:

- 1. Counter 2: Start-stop timing
 - Counter 1: Total elapsed time
- 2. Counter 2: Start-stop timing
 - Counter 1: Total accumulated time
- 3. Counter 2: Sequential event timing
 - Counter 1: Total elapsed time

- 4. Counter 2: Split-timing with total elapsed time
 - Counter 1: Not actively used
- 5. Counter 2: Total accumulated time Counter 1: Total elapsed time
- 6. Counter 2: Up counter
 - Counter 1: Programmable counter
- 7. Counter 2: Programmable down counter
 - Counter 1: Not actively used

operation

The switches which control the operation of the stop-watch/timer are visible on top of the case shown in the photographs of *Figures 1a* and *1b*. Each switch is indicated in the schematic drawing of *Figure 2*.

In Figure 1a, the switch in the rear right hand corner of the case is a 7-position rotary Function Switch (F). At the front of the case the switches are, from left to right, Digit 4 Programming Switch (D4), Digit 3 Programming Switch (D3), Comparator Switch (C), Digit 2 Programming Switch (D2), and Digit 1 Programming (D1)/ Latch Control (LC) Switch. Digit 1 is the least significant digit (LSD); Digit 4 is the most significant digit (MSD).

There are four switches under a center flip-cover. These are shown in *Figure 1b*. From left to right they are Final Event Switch (FE), Reset Switch (R), Start/Stop Switch (SS), and Automatic Reset Enable Switch (ARE).

The ARE switch is used only in function 6; it must be OFF for all other functions. The C switch has three positions: Comparator/Count Enable (CCE), used for functions 6 and 7; Program Enable (PE), used for function 7; and Count Enable (CE), used for functions 1 through 5. The D1/LC switch is a dual purpose switch; for functions 3 and 4 it serves as the latch control switch, and for functions 6 and 7 it serves as the Digit 1 programming switch. There is no ON-OFF switch. Power is applied to the stopwatch/timer by plugging the line cord into a 120 VAC/60 Hz outlet.

Table I is a tabulation of the abbreviations used for the switches and the functions to which they apply. If the F switch is set to any of the stop watch functions (1 through 5) when power is initially applied to the stopwatch/timer, the display will remain blank. See "MM5865 Universal Timer Applications" for information on using pin 39 as a power on indicator.

To operate the stopwatch/timer in any of the stopwatch functions, rotate the F switch to one of the stopwatch function positions, place the ARE switch in the OFF position, place the C switch in the CE position, and press the R switch.



Figure 1. External Photographs of Stopwatch/Timer. a) View of Function Switch, Comparator Switch, and Digit Programming Switches. b) With flip-cover raised, four additional switches are seen. The flip-cover is designed so that a press of the closed cover closes the Start/Stop Switch. c) A miniature jack is mounted at the rear of the case so that a cable may be run to the appliance control box.




Figure 2. Schematic Diagram of the 4-Digit, 7-Function Stopwatch/Timer. As drawn, the display resolution is 1 second. A SPST switch may be included between pin 16 of IC2 and VSS to provide a display resolution of 0.01 second or 1 second. Another option, shown in the figure, is the Display Control Switch, which may be used to inhibit the display.

Table I. Switch Abbreviations

Abbreviation	Switch	Functions
ARE	Automatic Reset Enable	6
C	Comparator	1-7
D1	LSD Programming	6, 7
D2	Digit 2 Programming	6, 7
D3	Digit 3 Programming	6, 7
D4	MSD Programming	6, 7
F	Function	17
FE	Final Event	1-5
LC	Latch Control	3, 4
R	Reset	1 - 7
SS	Start/Stop	1-7

Table II. Resolution Select Code. A zero indicates that the pin is left floating (or connected to V_{DD}): a one indicates that the pin is connected to V_{SS} . Note that when an external clock is applied to pin 15, pins 16 and 17 must be connected to V_{SS} .

Resoluti	on Select	Frequency of	
Pin 16	Pin 17	Clock to Counters	Display Resolution
. 0	0 .	100 Hz	0.01 sec
0	1	10 Hz	0.1 sec
1	0	1 Hz	1 sec
11	1	External	

Table III. Divide Scaler Code

1	Divid	е					Mo	du	lo			
S	Cale	rs		(Cour	nter '	1		. (Cour	iter 2	2
	Pin				Di	git				Di	git	
1_	2	3		4	3	2	1		4	3	2	1
Ó	0	0		10	10	10	10		10	10	10	10
1 .	0	0	-	6	10	10	10		6	10	10	10
0	1	0		10	6	10	10		10	.6	10	10
1	1	. 0	-	10	10	6	10		10	10	6	10
0	0	1	-	10	10	10	10		10	10	10	10
1	0	1		10	10	10	10		6	10	10	10
0	1	1		10	10	10	10		10	6	10	10
1	1.	1		10	10	10	10		1.0	10	6	10

A zero indicates that the pin is left floating (or connected to V_{DD}); a one indicates that the pin is connected to V_{SS}

Press the SS switch to initiate a sequence of timing series. Press the SS switch again to end a serial (functions 1, 2, 3, 5) and simultaneously initiate a new serial while freezing the display (function 3), or to freeze the display during a continuous count sequence (function 4).

Press the SS switch a third time to initiate a new timing serial (functions 1, 2, 3, 5) or to update the display during a continuous count sequence (function 4). Subsequent presses of the SS switch will repeat the action described above.

Press the LC switch to display a continuing, undisplayed count (functions 3 and 4). Press the FE switch to end a sequence. A final press of the SS switch at the end of a sequence is required to display total elapsed time (functions 1, 3, 5) or total accumulated time (function 2). Subsequent presses of the SS switch after the end of a sequence simply repeat the display of the final serial time, then the total elapsed or total accumulated time.

The operations which may be performed in each function are shown in the flow charts of *Figures 3* through 8. The first line of type in each PROCESS rectangle indicates a switch or the display upon which an action may be performed. The second line of type indicates the position in which the switch must be placed or the action to be performed. The parallelograms in the flow charts indicate points at which a DECISION must be

made. The operation of each function is detailed in the first article of this series.

To operate the timer in function 6, rotate the F switch to function 6, place the C switch in the CCE position, and press the R switch. The display will show four zeros when the R switch is pressed.

The count-up time is programmed into the timer by pressing D1 through D4, one switch at a time, until the desired count-up time appears in the display.

After digit programming, place the ARE switch in the ON position if automatic resetting is desired. The initial press of the SS switch will cause the display to blank, then to indicate the count-up to the programmed time. During the up-count the CA3059 will be enabled, allowing the appliance to be turned on. When the countup reaches the programmed time, the comparator output will go from 0 volts to 8.4 volts. At this time the CA3059 will be inhibited, and the appliance will turn off. Pressing the R switch any time after the digits have been programmed causes the comparator and counter 2 to reset. Switching the C switch to OFF causes the comparator output pin to go to VDD as long as it is OFF. If the C switch is again placed in the CCE position (before the R switch is pressed), the comparator output pin will go back to VSS. Of course, any time the FE switch is pressed the comparator output will go to Vss.

If the ARE switch is ON, the count-up sequence may be repeated by pressing the SS switch again. Nothing need be changed until it is necessary to reprogram the digits. When reprogramming is necessary, simply change the time shown in the display to the new time, with the ARE switch in the OFF position, using the digit programming switches. Then press the SS switch to start the upcount. If the ARE switch is OFF, it is necessary to press the reset before starting a new count-up.

To operate the timer in function 7, rotate the F switch to function 7, place the ARE switch in the OFF position, place the C switch in the PE position, and press the R switch. The count-down time is programmed into the timer by pressing D1 through D4, one switch at a time, until the desired count-down time appears in the display. The C switch must then be placed in the CCE position.

Pressing the SS switch will cause counter 1 to begin its down-count from the programmed time to "0000" and will cause the CA3059 to be enabled, turning on the appliance as in function 6. When counter 1 reaches "0000" the CA3059 will be inhibited, turning the appliance off. The down-count is displayed, and may be halted at any time by pressing the FE switch; the down-count may not be resumed. Pressing the R switch any time after digit programming will reset counter 1.

When using function 7, the comparator must be disabled and the R switch must be pressed before digit programming. Then the comparator must be enabled. This is unlike function 6, in which digit programming is allowed at any time, regardless of the state of the comparator. In addition, the ARE switch must not be used in function 7.




Figure 3. Functions 1 and 2. Pressing START/STOP after FINAL EVENT has been pressed gives Total Elapsed Time in Function 1, Total Accumulated Time in Function 2.




Figure 4. Function 3. Pressing START/STOP after FINAL EVENT has been pressed gives Total Accumulated Time.




Figure 5. Function 4.




Figure 6. Function 5.

0.0




Figure 7. Function 6.




Figure 8. Function 7.

interfacing the stopwatch/timer with an appliance circuit

There are many ways to interface the comparator output with an appliance control circuit. One method of interfacing the MM5865 with an appliance control circuit is shown enclosed in dotted lines in *Figure 2*. *Figure 2* is the schematic diagram of the stopwatch/timer.

The 74C02 has been included as the interfacing element between the comparator output pin and the trigger circuit of a triac. *Figure 9* is a detailed schematic of the 74C02 connections which form a NOR latch.




Figure 9. Detail of the 74C02 NOR Latch. The latch interfaces the MM5865 to the CA3059.

The appliance control circuit does not cause RFI because the triac is triggered by a zero-voltage switch. Triac firing can be inhibited by the application of a positive (up to 10 V) voltage to pin 1 of the CA3059.

When power is initially applied to the stopwatch/timer the S and R inputs of the latch are both "0." When the R switch is pressed, the output of the latch will go to V_{SS} , inhibiting the CA3059 pulses to the triac.

When the SS switch is pressed (after digit programming) the output of the latch will go to V_{DD} and the CA3059 will be enabled, turning on the appliance. As the programmed time is reached by counter 2 of the MM5865 (function 6), or as counter 1 reaches ''0000'' (function 7), the comparator output will go to V_{SS} , the output of the latch will go to V_{SS} , and the CA3059 will be inhibited, turning off the appliance.

The inhibit level provided by the latch may be removed from the CA3059 by opening the Appliance Enable Switch. This allows the appliance to be turned on for adjustments. For example, when the timer is used with an enlarger, the Appliance Enable Switch permits enabling of the enlarger lamp for focusing and magnification adjustments.

The output of the latch is connected to the appliance control circuit via a tape recorder cable which plugs into a jack mounted at the rear of the stopwatch/timer case and a jack mounted on the appliance control circuit housing. The housing for the appliance control circuit should also have a socket into which the appliance may be plugged, unless a direct connection is desired.

As shown in *Figure 2*, the appliance control circuit consists of a triac and its trigger circuit. When the CA3059 zero voltage switch is enabled, the trigger circuit applies a brief gate signal to the triac for every alternation of the AC line voltage. After the triac is turned on by the gate signal, it remains on for the complete half cycle until the zero-crossing point is reached at the end of the alternation. The appliance receives the full AC line voltage under these conditions.

If the NOR latch inhibits the trigger circuit while the triac is conducting, the triac cuts off when the line voltage approaches zero. It remains off until another gate signal is applied. Therefore, the NOR latch controls the AC input to the appliance.

With the heat sink specified the triac can safely handle appliances rated up to 100 watts (0.83 Amp). For greater appliance loads a larger heat sink should be used. The specified triac is able to handle appliance loads up to 10 Amps. Of course, the fuse must be large enough to handle the current drawn by the appliance. Use a fast blow fuse if possible.

construction

The printed circuit board was designed specifically for the James Electronics' instrument/clock case only after assurance that the company has a permanent source for the cases; however, the board may be mounted in any case of sufficient size.

Because the layout of the PC board requires that some traces be proximate, the board must be inspected while it is being etched. During these inspections proper resolution of the traces is maintained, if necessary, by rinsing the board in water and carefully scraping the photoresist from any copper which forms a short circuit between adjacent traces. The scraping is done best with an X-Acto blade. Etching should be continued with frequent inspections.

If the exposure time, the amount of light, and the development time are exactly correct, trace resolution is usually not a problem. However, it is difficult to compute and control these variables without performing many experiments. The inspection method described above can save many boards which otherwise would be lost because of trace resolution defects.


In addition to the care which must be given to the PC board during the etching process, excessive solder should be avoided when soldering to the pads. In case of difficulty with timer operation during the checkout procedure, suspect the board immediately.

Furthermore, no thought should be given to the idea of not using sockets for the integrated circuits. James Electronics has four socket styles. All are adequate except the wire wrap sockets, (The diameter of the wire wrap leads is too large.) However, it is easier to insert and remove ICs from the standard tin and gold sockets.

The drilling guides shown in *Figure 10* indicate all drill sizes for the parts shown in the parts list. Every effort has been made to allow the board to accommodate a variety of components. For this reason, there are extra pads and punch guides on the drilling guides. Refer also to the component layouts shown in *Figure 11*. The boards may be prepared using the X1 positives shown in *Figure 12*.

The bottom half of the James case should be prepared for the board by removing the 6 plastic pegs at the front of the case if they are present. The pegs may be removed by grasping them in the jaws of a long-nose pliers and shaking them from side to side while pulling on the pliers.

The earphone socket should be drilled out from the outside of the bottom half of the case with a 31/64-inch drill bit. This will allow a 7-function rotary switch to be mounted in the right hand (facing the display) corner of the rear section of the top half of the case. When doing this, first press the bit to the 3/8-inch hole in the bottom half of the case, *then* turn on the drill. The bit should slice the earphone socket off with 4 or 5 turns of the chuck.







Figure 10. Drilling Guides for the Printed Circuit Boards. a) Drill sizes and hole locations for the Stopwatch/Timer PC board. b) Drill sizes and hole locations for the appliance control circuit. Dimensions are in inches.







Figure 11. Printed Circuit Board Component Layouts. a) Layout for the Stopwatch/Timer PC board. b) Layout for the Appliance Control PC board. (Approximately 4/5 size shown).






Figure 12. Positives for the Printed Circuit Boards. a) Positive for the Stopwatch/Timer. b) Positive for the Appliance Control circuit. (Approximately 4/5 size shown).

The center portion of the top half of the case has been designed for a switch assembly composed of three pushbutton switches and one slide switch. The assembly is made of calculator-type switches and a flex-circuit; however, James Electronics provides neither the switches nor the flex-circuit.

Figure 13a shows the layout of the flex-circuit; Figure 13b is a view of the flex-circuit after it has been folded over the thin plastic insulator which is shown in Figure 13c. The insulator must be oriented so that the circular cutouts are between the two sets of four copper hexagons. The copper trace through each hexagon forms one contact of a SPST switch.




Figure 13. Flex-Circuit Assembly. a) Layout of the flex-circuit. b) Layout of the flex-circuit after it has been folded to form the contacts of three SPST momentary pushbutton switches and one SPST slide switch. c) Thin plastic insulator which must be inserted between the folded portions of the flex-circuit. d) Plastic cover which fits over the flex-circuit assembly to hold it in place in the top of the case.

If the automatic reset feature for function 6 is to be included, cut the slide switch hexagon connection to V_{SS} as shown in Figure 14 and cut a little square piece from the thin insulator. This small square should be just large enough to allow a solder connection to be made between the trace going to the slide switch hexagon and the trace going to the FE switch hexagon. To solder the traces together, pretin both traces slightly, fold the flex-circuit as shown in Figure 13b, and apply a small soldering iron tip to the trace going to the slide switch hexagon at a point above the insulator cutout.

The switches should then be placed in the top of the box in the spaces provided. The flex-circuit is then placed over the switches. Finally, the plastic cover fits over the entire assembly as shown in *Figure 15*. Holding the plastic cover firmly in place, touch a clean soldering iron tip to each of the plastic pegs protruding through the holes in the plastic switch assembly cover until the assembly cover is sealed to the top of the case. Cut the single tall plastic peg to the rear of the switch assembly cutout if there is one.




Figure 14. Full-Size Partial Drawing of the Flex-Circuit Layout Showing the Trace which Must be Cut if the Auto Reset Option is Desired.




Figure 15. Photograph Showing the Internal Construction of the Stopwatch/Timer. Note how flex-circuit runs from the top of the case to the trace-side of the printed circuit board.

Drill the holes for the rotary function switch, the comparator switch, and the four programming switches as shown in the drilling guide of Figure 16. The drilling guide must be modified as shown in Figure 17 if the Centralab PS-101 switch is used. The holes for the rotary switch must be marked and drilled precisely. In addition, if the Centralab PS-101 switch is used the filter capacitor, C1, must lie on its side to make room for the function switch. Mounting the top of the case to the bottom is easier if the Centralab PS-101 switch is used. If desired, a jack may be mounted in the bottom half of the case in the right hand rear corner, behind C1, to provide a quick connection to an enlarger or appliance control circuit. The fit will be tight, but a miniature jack can be mounted without much difficulty. This completes the case preparations.

Before parts are mounted to the PC board, the fit of the board to the case should be checked. It may be necessary to adjust the mounting holes slightly with a small round file. Try not to completely break the traces surrounding the mounting holes. There are six mounting holes in the PC board. These holes match six plastic pegs in the bottom of the case. Two of the pegs are to be inserted through the transformer mounting flanges if a transformer of the correct size is used. If the Radio Shack, or some other transformer which does not fit precisely, is used, it may not be possible to fit the pegs through the transformer mounting flanges.

After the IC sockets are mounted, the transformer and C1 should be mounted. If the Centralab PS-101 switch is used, the filter capacitor should be attached to the board




Figure 16. Drilling Guide for the Case Top if the MRC-1-10 Rotary Function Switch is Used. (Dimensions in inches.)




Figure 17. Drilling Guide for the Case Top if the PS-101 Rotary Function Switch is Used. (Dimensions in inches.)

with leads that are long enough to permit the capacitor to lie on its side. The diameter of C1 must not be greater than 0.7 inch and its length must not be greater than 1.2 inch.

The display mounting pins should be soldered to the display before the display is mounted to the board. Be careful not to lift the display pin pads when soldering.

Wires must be soldered to the board and connected to the switches mounted to the top of the case. Refer to the wiring diagram shown in *Figure 18*.

Wire jumpers may be used to program the display resolution and the modulo of the counters using the charts shown in *Tables I* and *II*. The connections shown in *Figure 2* cause the display to read in tens of minutes, minutes, tens of seconds, and seconds; maximum time is 99 min 59 sec. A pad which allows a connection to an external clock is available at pin 15 of the MM5865.

After all components have been mounted and all wire connections have been made, proceed to the preliminary checkout and adjustments section before applying power to the board.




Figure 18. Wiring Diagram for the Switches Mounted in the Case Top.

preliminary checkout and adjustments

The following tests and adjustments should be carefully completed before power is applied to the stopwatch/timer or the appliance control circuit.

Rotate the F switch to function 7, place the ARE switch in the OFF position, place the C switch in the CCE position, and disconnect the tape recorder plug from the jack at the rear of the stopwatch/timer case. Adjust R1 for minimum resistance. Do not connect any appliance to the appliance control circuit, but do place a fuse in the fuse holder.

Measure the following points for the indicated amount of resistance:

- 1. Across the stopwatch/timer line cord plug > 50 ohms
- Across C1, with VOM on X1K scale and common probe to V_{DD}, > 5k ohms, after C1 charges
- 3. Across R1 < 15 ohms
- 4. Across C2 > 100 ohms.
- Across the appliance control circuit line plug > 10k ohms

If these values of resistance cannot be found at the points indicated, check the PC boards for opens or shorts as necessary. Then, with a VOM connected across C2, apply power to the stopwatch/timer; the VOM should read slightly more than 1 volt. Increase the resistance of R1 until the VOM reads 8.4 volts. Slightly under 8.4 volts is better than slightly over. Pressing the reset switch should cause "0000" to appear on the display, unless the display already reads "0000."

If the display is blank or indicates only one or two zeroes, the oscillator is probably not oscillating. Rotate C3, 360 degrees if necessary, while observing the display. If the display still fails to respond properly, check the voltage at pin 20 of the MM5865; it is very close to 6 volts when the oscillator is functioning.

After oscillation has been confirmed the display should be examined for segment and digit defects. If any segment or digit does not appear in the display (The g segment does not appear when the display reads all zeroes.), the board and the display mounting pin connections must be checked.

When handling the stopwatch/timer before it is mounted in its case, extreme care must be used to not break the connections between the flex-circuit and the printed circuit board. However, these connections need not be made until the oscillator and display have been checked out.

After the oscillator and display checkout, the frequency of the oscillator should be adjusted to the crystal frequency using C3. Then the board may be placed in the bottom of the case. The balance of the preliminary checkout consists of stepping through the operational flow diagrams in *Figures 3-8*; a VOM should be connected to the output jack during the functions 6 and 7 checkout. If any of the switches under the flip cover fail to respond, check to see if the flex-circuit is broken at the point where it connects to the board.

final assembly and checkout

The board may be fastened to the bottom of the case by forcing =6 tinnerman nuts over the plastic pegs which appear through the holes indicated in *Figure 11*. This may be done easily with a 5/16-inch nutdriver. Then force the line cord in the cutout provided.

The top of the case may then be carefully fitted to the bottom, with the red plastic filter partially in place.

A slot in each half of the case retains the filter when the case halves are fastened. If the MRC-1-10 switch is used, the fit will be tight because of its proximity to C1. The cutout for the line cord in the top half of the case must be forced over the line cord.

Once the two halves are fitted properly, fasten them together using the four screws provided with the case. Install the rubber feet and proceed with the final check-out.

The final checkout is a repetition of the operational checks using the flow diagrams. Each option at each decision point in every flow diagram should be exercised.

resolution and accuracy

If a crystal is used for the time base of the stopwatch/ timer, the accuracy of the displayed count will, of course, depend upon the particular crystal used. In addition, because the MM5865 begins to count on the leading edge of the start/stop pulse, the width of this pulse becomes important when the event time is very short.

For example, when coupling the timer to an appliance, if the width of the start/stop pulse is longer than the event time, the appliance will not turn off at the end of the programmed time.

This is why C5 and R4 have been included. Together they insure that the start/stop pulse will not be longer than 0.01 second. This pulse width should be adequate for most users. C5 and R4 may be omitted if the length

of time the start/stop switch is to be held closed will always be less than any timed event. When C5 and R4 are omitted, the SS switch simply connects to Vss.

As to crystal accuracy, the stopwatch/timer will lose 0.001 sec/sec if a 32.768kHz crystal is used instead of a 32.8kHz crystal. This should be insignificant for most users.

Also, the display resolutions which may be programmed by on board jumper wires will be adequate for most users. *Figure 2* illustrates the connections to the MM5865 which will cause the display to read in tens of minutes, minutes, tens of seconds, and seconds.

When it becomes desirable to achieve a display resolution which allows the timing of events that are hours in length, it is necessary to provide the MM5865 with an external time base. This may be done by cascading two MM5865s or by using a simple timing circuit built around an LM555 timer or a digital clock. *Figure 19* shows how an MM5315 digital clock may be used as a time base for the MM5865. The MM5315 itself uses the line frequency as a time base. The MM5315 is shown as it would be connected for a 60 Hz line frequency.

When an external time base is provided for the MM5865 in this manner, an external multiplexer must also be provided. The oscillator formed with the 74C14 supplies the desired multiplex frequency as shown in *Figure 19*.

A final note: Unless the start pulse is externally synchronized to the clock (available at pin 15 of the MM5865, if the internal oscillator is used), the amount of time which will elapse between the arrival of the start pulse at pin 14 of the MM5865 and the appearance of the first digit in the display will not be equal to the programmed display resolution. It is possible to develop a start pulse that is synchronized to the clock using an MM74C221 Dual Monostable Mültivibrator as shown in *Figure 20*. The time constant of R1-C1 should be equal to the display resolution, the time constant of R2-C2 should be less than the programmed display resolution, and the time constant of R3-C3 should be less than the time constant of R3-C3 should be less than the time constant of R3-C3.




Figure 20. Start-Pulse Synchronizer. Time constant of R1 - C1 = display resolution. Time constant of R2 - C2 < display resolution. Time constant of R3 - C3 < time constant of R2 - C2.





Figure 19. Using an MM5315 Digital Clock and an External Multiplexer to Provide an External Time Base for the MM5865 to Generate a Display Resolution of 1 Minute.

PARTS LIST

R1	$5k\Omega$ trimpot	Triac	HEP R1723
R2	240Ω, ¼W, 5% resistor	F1.	1 A fast or normal blow fuse
R3	20 M Ω , ¼W, 5% resistor	XTAL	32.8kHz crystal (32.768kHz can be substi-
R4	1MΩ, ¼W, 5% resistor		tuted. Timer will lose about 35 sec in 11 hr
R5	100 k Ω , ¼W, 5% resistor	01 00 0	20 min of use.)
R6	5.1k Ω , ¼W, 5% resistor	S1, S3, S5	
R7	4.7 k Ω , ¼W, 5% resistor	S2 *	part of flex-circuit switch assembly.
R8	$10k\Omega$, $1W$, 5% resistor	52	SPST slide switch; part of flex-circuit switch assembly.
C1	470 - 1000 mF, 25 V capacitor	S4	DPDT, center OFF toggle switch
C2	10mF, 25WV _{DC} solid tantalum capacitor	S6 - S9	SPST, NO, momentary pushbutton switches
C3	6-25pF variable capacitor. Sprague QT1-18	S10	7-12 position rotary switch — Centralab
	4 - 30 pF may be used.		PS-101 or Alcoswitch MRC-1-10.
C4	25 - 27 pF, disc ceramic capacitor	S11	SPST toggle switch
C5	0.01mF disc ceramic capacitor	S12	SPDT toggle switch (optional)
C6	100 mF, 25WV _{DC} capacitor	Display	National Semiconductor NSB5411 4-digit
C7	0.05mF, 200WV _{DC} capacitor		multiplexed display.
D_1, D_2	IN4003	Heat Sink	TO-220 heat sink. Two needed.
T1 .	10 - 16.5 V _{AC} @ 300 mA transformer	Misc.	16 display mounting pins (strip of 16 pins);
IC1	LM317T voltage regulator		1 case; Clock/Instrument (available from
IC2	MM5865 universal timer		James Electronics); 1 flex-circuit; 1 flex-
IC3	CD14511 decoder/driver/latch		circuit insulator; 2 Tinnerman nuts, #6; fuseholder; appliance control box, #LMB
IC4	DS8877 or DS75492 digit driver		C.R234; 115 V _{AC} chassis mounting socket;
IC5	RA07 - 150 resistor array		miniature jacks; phone cable (shielded); IC
IC6	74C02 quad 2-input NOR gate		sockets.
IC7	CA3059 zero voltage switch		



PIN-CONNECTIONS -




Figure 21. Dimensions and Pin Connections for the National Semiconductor Corp. NSB5411 4-Digit, Multiplexed Display. Mounting holes for a photocell are included on the display board.



SECTION 3 ELECTRONIC ORGAN CIRCUITS



Electronic Organ Circuits

MM5554 frequency divider general description

The MM5554 frequency divider provides six stages of binary division to produce six octave-related outputs of an electronic musical instrument tone generator. Each divider stage consists of an asynchronous, DC-coupled flip-flop. The six stages are internally connected in cascades of one, two, and three flip-flops. Each flip-flop drives a push-pull output buffer, which provides low output impedance in both logic states. Two of the internal cascades also provide trigger outputs for use in cascading the divider stages. The timing diagram shown results from connecting the same input trigger to all three inputs.

The MM5554 complements the MM5555/MM5556

chromatic frequency generator; output characteristics and power supply requirements are compatible. The MM5554 is packaged in a 14-lead dual-in-line package.


features


- 0 to 500 kHz toggle frequency
- 1-, 2-, 3-stage partitioning

applications


- Electronic organs
- Electronic music synthesizers
- Musical instrument tuners

logic and connection diagrams





Dual-In-Line Package



Order Number MM5554N See Package 18

absolute maximum ratings


Logic Supply Voltage (V _{GG})	$V_{SS} + 0.3V$ to $V_{SS} - 33V$
Buffer Supply Voltage (VBB)	$V_{SS} + 0.3V \text{ to } V_{SS} - 18V$
Trigger Input Voltage (VIT)	$V_{SS} + 0.3V \text{ to } V_{SS} - 18V$
Power Dissipation (PD)	250 mW
Storage Temperature (T _S)	−55°C to +100°C
Operating Temperature (T _A)	0°C to +70°C

electrical characteristics

 T_A within operating range (V_{GG} = -27 ±2V, V_{BB} = -10 ± .5V), unless otherwise noted.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Trigger Inputs: Frequency	f _{IT}	DC		500	kHz
Rise and Fall Times (10% to 90%)	t _r , t _f	1		25	ns .
Pulse Width (at 90%)	pw	1			μς
Logical High Level	V _{ITH}	-2.5		V _{SS}	V
Logical Low Level	VITL	-18.0		-7.0	, V
Leakage Current	IITL			1.0	μΑ
Trigger Outputs: (loaded 10M ohm to ground, $T_A = 25^{\circ}C$)					11
Logical High Level	V _{OTH}	-1.5		0	V
Logical Low Level	V _{OTL} .			-10	٧
Buffer Outputs: (loaded 20K ohm to ground and 20K ohm to V_{BB} , $T_{\Delta} = 25^{\circ}C$)					
Logical High Level	V _{OH}	-1.0		. 0	V 1
Logical Low Level	VoL	V _{BB}		-8.0	V
Supply Currents: (no output loads, $T_A = 25^{\circ}C$)					
Logic Supply	I _{GG}		İ	4	mA ·
Buffer Supply	I _{BB}		1	20	μΑ

timing diagram





Electronic Organ Circuits

MM5555, MM5556 chromatic frequency generators general description features


The National Semiconductor MM5555, MM5556 chromatic frequency generators are MOS/LSI frequency synthesizers designed to generate musical frequencies. The circuits provide thirteen semitone outputs, fully spanning the equal tempered octave. The divisors have been carefully selected to offer excellent tuning accuracy and to eliminate any "locked" (just-intoned) fifths. Output characteristics are fully compatible with the MM5554 Frequency Divider. The MM5555 or MM5556 is packaged in a 14-lead dual-in-line package.

- Single-phase squarewave input
- 7 kHz to 2.2 MHz input frequency
- Accuracy of 0.5129 cent


applications

- Electronic organs
- Electronic music synthesizers
- Musical instrument tuners

connection and logic diagrams




*Used only for testing. Pir 4 is normally grounded.



Order Number MM5556N See Package 18

Typical Organ Tone Generator -14V



85 OUTPUT FREQUENCIES TO KEYSWITCHING CIRCUITRY

output details (2.12608-MHz input)

MM5555

NOTE	DIVISOR	OUTPUT FREQUENCY	E.T.S. FREQUENCY	CENT ERROR
C8	508	4185.20	4186.01	-0.326
C9	254	8370.39	8372.02	-0.326
B8	269	7903.64	7902.13	+0.321
A = 8	285	7459.93	7458.62	+0.295
A8	302	7040.00	7040.00	0
G =8	320	6644.00	6644.88	-0.221
G8	339	6271.62	6271.93	-0.082

MM5556

NOTE	DIVISOR	OUTPUT FREQUENCY	E.T.S. FREQUENCY	CENT ERROR
F =8	359	5922.23	5919.91	+0.658
F8	380.5	5587.60	5587.65	-0.017
E8 .	403	5275.63	5274.04	+0.507
D =8	427	4979.11	4978.03	+0.364
D8	452.5	4698.52	4698.64	-0.042
C =8	479.5	4433.95	4434.92	-0.368
			-	

absolute maximum ratings


Clock Generator Voltage (V_{GG}) Logic Supply Voltage (V_{DD}) Buffer Supply Voltage (V_{BB}) Trigger Input Voltage (V_{IT}) Power Dissipation (P_D) Storage Temperature (T_S) Operating Temperature (T_A) 0.3V to -33V 0.3V to -25V 0.3V to -18V 0.3V to -18V 800 mW -55°C to +100°C 0°C to +70°C


electrical characteristics

 T_A within operating range (V_{GG} = -27V ±2V, V_{DD} = -14V ±1V, V_{BB} = -10V ±0.5V), unless otherwise noted.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Trigger Input Frequency	f _{IT}	7.0	2126.08	2200	kHz
Capacitance	CIT			7.0	pF/pkg
Rise and Fall Times (10% to 90% at 2.2 MHz)	t _r , t _f			30	ns
Pulse Width (at -5.0V)	pw	0.4T		0.6T	$(T = \frac{1}{f_{1T}})$
Logical High Level	V _{ITH}	-2.0	0	0.3	V
Logical Low Level	VITL	-16	-10	-8.0	V
Leakage Current	I _{ITL}			1.0	μΑ
Buffer Outputs: (loaded 20 k Ω to ground and 20 k Ω to V _{BB} ,					
T _A = 25°C) Logical High Level	V _{OH}	-1.0		0	V
Logical Low Level	V _{OL}	V _{BB}		-8.0	V
C8 Duty Cycle			50		%
C #8 thru C9 Duty Cycle			30		%
Supply Currents: (no output loads, $T_A = 25^{\circ}C$)					
Clock Generator Supply	I _{GG}	1.5		3.5	mA
Logic Supply { MM5555 MM5556 Buffer Supply	I _{DD} I _{DD} I _{BB}	16 22		34 40 25	mA mA μA

typical performance characteristics







Electronic Organ Circuits

MM5559 serial-to-parallel converter

general description

The MM5559 serial-to-parallel converter provides 33 bits of conversion in a single package. A serial output facilitates cascading these devices to provide larger conversions.


applications

- Matrix displays and printers
- Musical instrument keyboard/tone generator interface controllers


features

- 33 Parallel outputs
- Serial output
- DC-to-250 kHz operation

logic and connection diagrams








Order Number MM5559N See Package 24

timing diagram



absolute maximum ratings

Voltage At Any Pin Voltage At Any Output Pin Operating Temperature V_{SS} + 0.3 to V_{SS} - 25V V_{SS} + 0.3 to V_{SS} - 33V 0°C to +70°C Storage Temperature Lead Temperature (Soldering, 10 seconds) -55°C to +100°C 300°C

dc electrical characteristics

 T_A within operating range, V_{SS} = 0V, V_{DD} = -10V, $\pm 10\%$, V_{GG} = -20V $\pm 10\%$, output load reference voltage = 0V to -30V (via external load resistor)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Voltages			1.		1
Logic High Level		V _{SS} -2.2		VSS	· v
Logic Low Level		V _{SS} -11		V _{SS} -7	· v
Clock and Transfer Enable Input Voltages					
Logic High Level		V _{SS} -1.0	1	VSS	V
Logic Low Level	I •	VSS-11	1	V _{SS} -8.6	V
Input Capacitance				7	pF
Input Leakage Current	T _A = 25°C, V _{IN} = V _{SS} -11			10	μΑ
Clock Input Frequency	Duty Cycle = 50%	0	ļ	250	kHz
Rise and Fall Times	V _{SS} -2.2 through V _{SS} -8.6			0.2	μs
Transfer Enable Input					
Pulse Width	Time at VSS-8.6	1.6			μs
Rise and Fall Times				0.2	μs
Parallel Outputs		1.			
Output Voltage	IO = 2 mA	V _{SS} -2			V
Leakage Current	$T_A = 25^{\circ}C$, $V_O = V_{SS}-30$	1		10	μΑ
Serial Output Voltages			1.		
Logical High Level	Loaded 56 kΩ to VDD	V _{SS} -2	1.	VSS	V
Logical Low Level	Loaded 560 k Ω to VSS	V _{DD}		V _{SS} -8	V
Power Supply Currents					1
Drain Supply, IDD				10	mA
Gate Supply, IGG	(Note 1)	1	7.5	20	mA

Note 1: The magnitude of IGG is modulated by the parallel output data; the current is inversely proportional to the number of outputs that are high (sourcing current). The typical value of 7.5 mA is representative of an alternating 1's and 0's output pattern.

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{ds} Data Setup Time	Referenced from V _{SS} = 7 on Data In to V _{SS} = 8.6 on Clock In	0.4			μs
t _{dh} Data Hold Time		0.2			μς
t _{td} Transfer Delay	Referenced from VSS - 8.6	0.6			μς
tw Transfer Strobe Width	6 x 2	1.6			μs
Propagation Delay					
t _{pds} Serial	High-to-Low (VSS to VDD)	3.0			μs
	Low-to-High	1.2			μs
t _{pdp} Parallel	Low-to-High with 10 kΩ Load	1.2			μs



Electronic Organ Circuits

MM5823, MM5824 frequency dividers

general description

These frequency dividers provide six stages of binary division to produce six octave-related outputs of an electronic musical instrument tone generator. Each divider stage consists of an asynchronous, dc-coupled flip-flop.

The six stages of the MM5823 are internally connected in cascades of two, one, one, and two flip-flops. Each flip-flop drives a push-pull output buffer which provides very low output impedance in both logic states.

The six stages of the MM5824 are internally connected in cascades of one, two and three flip-flops. Each flip-flop drives a push-pull output buffer which provides very low output impedance in both logic states. Two of the internal cascades also provide trigger outputs for use in cascading the divider stages.

The timing diagram shown results from connecting the same input trigger to all three inputs.

The MM5823 and MM5824 complement the MM5832, MM5833 and MM5555, MM5556 chromatic frequency generators; output characteristics and power supply requirements are compatible. The MM5823 and MM5824 are packaged in a 14-lead dual-in-line package.

features


- 0 to 100 kHz toggle frequency
- 1, 2, 3 or 2, 1, 1, 2 stage partitioning

applications

- Electronic organs
- Electronic music synthesizers
- Musical instrument tuners


connection diagrams

Dual-In-Line Package



Order Number MM5823N See Package 18

Dual-In-Line Package



Order Number MM5824N See Package 18

absolute maximum ratings


Logic Supply Voltage (V _{GG}) Buffer Supply Voltage (V _{DD})	0.3V to -30V 0.3V to -18V
Trigger Input Voltage (V _{IT})	0.3V to -25V
Power Dissipation (P _D) Storage Temperature (T _S)	250 mW -55°C to +150°C
Operating Temperature (T _A)	0°C to +70°C

electrical characteristics

 T_A within operating range (V_{GG} = -27 ±1V, V_{DD} = -11.5 ±0.5V, V_{SS} = 0V), unless otherwise noted.


PARAMETER	MIN	TYP	MAX	UNITS
Inputs: Frequency (f_{lT}) Rise and Fall Times (10% to 90%) (t_r, t_f)	DC		100 25	kHz μs
Pulse Width (at 90%) (pw) Logical High Level (V _{ITH})	2 -2.0	V_{SS}	0.3	μs V
Logical Low Level (V_{ITL}) Leakage Current @ $V_{ITL} = -18V (I_{ITL})$	-18	-10	−8.0 1.0	V μA
Trigger Outputs: (loaded 10M ohm to ground, $T_A = 25^{\circ}C$) Logical High Level (V_{OTH}) Logical Low Level (V_{OTL})	V _{SS} −1.5 −18		V _{SS} -10	V • V
Outputs: (loaded 10k ohm to ground and 10k ohm to V_{DD} , $T_A = 25^{\circ}C$) Logical High Level (V_{OH}) Logical Low Level (V_{OL})	−0.5 V _{DD} +0.3		−0.3 V _{DD} +0.5	V
Supply Currents: (No output loads, $T_A = 25^{\circ}C$) Logic Supply (I_{GG}) Buffer Supply (I_{DD})		2.0	8.0 20	mA μA

typical application



Typical Organ Tone Generator

timing diagram



N

Electronic Organ Circuits

MM5832, MM5833 chromatic frequency generator

general description

The National Semiconductor MM5832, MM5833 chromatic frequency generator is an MOS/LSI frequency synthesizer designed to generate musical frequencies. The circuits provide thirteen semi-tone outputs, fully spanning the equal tempered octave. The divisors have been carefully selected to offer excellent tuning accuracy. Output characteristics are fully compatible with the MM5554, MM5823 and MM5824 Frequency Dividers. The MM5832 or MM5833 is packaged in a 14-lead dual-in-line package.

features

■ Single-phase squarewave input

- 7 kHz to 2.1 MHz input frequency
- Maximum error of 1.16 cent


applications

- Celeste tone generator
- Electronic music synthesizers
- Organ tone generators
- Chorus tone generators

connection diagrams

Dual-In-Line Package GND 1 14 C8 13 C9 12 B8 *RESET 4 MMS832 11 A =8 V_{GG} 5 V_{DD} 6 9 V_{BB} 7 TOP VIEW

Order Number MM5832N See Package 18



Order Number MM5833N See Package 18


Operating reinperature (1 _A) 0°C to +70°C	Bu Tu Po St	lock Generator Voltage (V _{GG}) ogic Supply Voltage (V _{DD}) uffer Supply Voltage (V _{BB}) rigger Input Voltage (V _{IT}) ower Dissipation (P _D) corage Temperature (T _S) perating Temperature (T _A)	$V_{SS} + 0.3V \text{ to } V_{SS} - 33V$ $V_{SS} + 0.3V \text{ to } V_{SS} - 25V$ $V_{SS} + 0.3V \text{ to } V_{SS} - 18V$ $V_{SS} + 0.3V \text{ to } V_{SS} - 18V$ 000 mW 000 cm 000 cm
---	----------------------	---	--


electrical characteristics

 T_A within operating range (V_{GG} = -27V ±2V, V_{DD} = -14V ±1V, V_{BB} = -10V ±0.5V, V_{SS} = 0V), unless otherwise noted.


PARAMETER	MIN	ТҮР	MAX	UNITS
Trigger Input				
Frequency (f _{IT})	7.0	2000.24	2100	kHz
Capacitance (C _{IT})			7.0	pF/pkg
Rise and Fall Times (t _r , t _f)			30	ns
(10% to 90% at 2.1 MHz)				113
Pulse Width (at -5.0V) (pw)	0.4T		0.07	
Logical High Level (V _{ITH})	+0.3		0.6T	$(T = 1/f_{1T})$
Logical Low Level (V _{ITL})	-16	U	-2.0	V
Leakage Current (I _{ITL})	-16		-8.0	, V
			1.0	μΑ
Buffer Outputs: (loaded 20 k Ω to				
ground and 20 k Ω to V_{BB} , $T_A = 25^{\circ}C$)				
Logical High Level (V _{OH})	-2.0		0	V
Logical Low Level (V _{OL}) C8 Duty Cycle	V_{BB}		-8.0	V
		50		%
C #8 thru C9 Duty Cycle		30		%
Supply Currents: (no output loads,				
$T_A = 25^{\circ}C$				
Clock Generator Supply (I _{GG})	1.5		3.5	mA
Logic Supply (I _{DD})	16		34	mA
Buffer Supply (I _{BB})	r en		25	μΑ

typical performance characteristics





typical application



Typical Organ Tone Generator

output details (2.00024 MHz input)

MM5832

NOTE	DIVISOR	OUTPUT FREQUENCY	E.T.S. FREQUENCY	CENT. ERROR
C8	478	4184.61	4186.01	0.565
C9	239	8369.21	8372.02	-0.565
В8	253	7906.09	7902.13	0.842
A #8	268	7463.58	7458.62	1.119
A8	284	7043.10	7040.00	0.740
G #8	301	6645.32	6644.88	0.112
G8	319	6270.34	6271.93	-0.424

MM5833

NOTE	DIVISOR	OUTPUT FREQUENCY	E.T.S. FREQUENCY	CENT. ERROR
F #8	338	5917.87	5919.91	-0.580
F8	358	5587.26	5587.65	0.117.
E8	379	5277.68	5274.04	1.160
D #8	402	4975.72	4978.03	-0.780
D8	426	4695.40	4698.64	-1.159
C #8	451	4435.12	4434.92	0.076



Electronic Organ Circuits

MM5837 digital noise source

general description

The MM5837 digital noise source is an MOS/MSI pseudo-random sequence generator, designed to produce a broadband white noise signal for audio applications. Unlike traditional semiconductor junction noise sources, the MM5837 provides very uniform noise quality and output amplitude. The shift register starts at a random non-zero state when power is applied. The circuit is packaged in an 8-lead Epoxy-B mini-DIP.

features


Uniform noise quality

- Uniform noise amplitude
- Eliminates noise preamps
- Self-contained oscillator
- Single component insertion

applications

- Electronic musical rhythm instrument sound generators
- Music synthesizer white and pink noise generators
- Room acoustics testing/equalization

logic and connection diagrams



Dual-In-Line Package V_{DD} 1 8 7 V_{GG} 2 OUTPUT 3 V_{SS} 4 TOP VIEW Order Number MM5837N See Package 17

Optional Gate Supply Voltage, V_{GG}

 V_{SS} - 33V to V_{SS} + 0.3V V_{SS} - 25V to V_{SS} + 0.3V

 $\begin{array}{l} \text{Logic Supply Voltage, V}_{DD} \\ \text{Storage Temperature, T}_{S} \end{array}$

-55°C to +100°C 0°C to +70°C

Operating Temperature, T_A
Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics

 T_A within operating range, $V_{SS} = 0V$, $V_{DD} = -14V \pm 1.0V$, $V_{GG} = -27V \pm 2V$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output (Loaded 20 kΩ to V _{SS}	T _A = 25°C				
and 20 k Ω to V_{DD}				V _{SS}	V
Logical "1" Level	· ·	V _{SS} -1.5		V _{DD} +1.5	v
Logical "0" Level		V _{DD}		V _{DD} +3.5	v
Logical "0" Level	V _{GG} = -14V ±1V	V _{DD}		V _{DD} 13.3	•
Supply Currents	1				
I _{DD}	No Output Load	3		8	mA
lgg				7	mA
Half Power Point		24		56	kHz
Hait Power Point			•		
Cycle Time		1.1		2.4	Sec



Electronic Organ Circuits

MM5871 rhythm pattern generator

general description

The MM5871 rhythm pattern generator is an MOS/LSI circuit, fabricated with P-channel enhancement-mode and ion-implanted, depletion-mode devices. The PLA implementation is programmed to produce 6 rhythm patterns which may be combined in any manner and provide 5 instrument-trigger outputs. Trigger output pulse width is determined by an external RC network, (Figure 1). A similar network, including a potentiometer, determines tempo of the on-chip oscillator. This circuit is packaged in a 16-pin Epoxy-B DIP, (Figure 2). Figure 3 illustrates the standard pattern coding. Figure 4 is a programming worksheet for ordering custom patterns.

features

- On-chip tempo oscillator
- Variable output pulse width
- 6 rhythm patterns

- 5 trigger outputs
- Flexible supply voltages
- Low power dissipation

standard patterns

- Waltz (3/4)
- Swing (3/4)
- Country/Western (3/4)
- March (4/4)
- Latin (4/4)
- Rock (4/4)

applications

- Electronic organs
- Portable rhythm boxes

block and connection diagrams




FIGURE 1.




FIGURE 2.

		MIN	MAX	UNITS
Supply Voltages	Vgg	-33	0.3	٧
Supply Colleges	VDD	-22	0.3	V
Input Voltage		-18	0.3	V
Storage Temperature	T_S	-55	100	°C
Operating Temperature	T_A	0	70	°C ·
Lead Temperature (Solderi	ng, 10 seco	nds)	300	°C

electrical characteristics

 T_A within operating range, V_{SS} = 0V, V_{DD} = -14V ± 2 V, V_{GG} = -27V ± 2 V, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Tempo Control Input Minimum Tempo Maximum Tempo	C to VSS = $0.0056 \mu\text{F}$ R to VDD = $1.1 \text{ M}\Omega$ R to VDD = $120 \text{ k}\Omega$ (Note 1)	≤2.7		, ≥27	bps bps
Pulse Width Control Input	C to V _{SS} = $0.0056 \mu\text{F}$ R to V _{DD} = $100 \text{k}\Omega$, (Note 1)	2	3	4	ms
Select Inputs Logic High Level Input Current Logic Low Level	(Active Level) VIH = VSS	V _{SS} -0.75	V _{SS}	V _{SS} +0.3 0.2 V _{DD} +0.75	V mA V
Trigger Outputs Logic High Level Leakage Current	(Active Level) (w/20k to V _{DD}) $V_{OL} = V_{DD}, \text{ (Note 2)}$	V _{SS} -0.37		V _{SS} +0.3	V μA
Supply Currents	(No Output Loads) IDD IGG			20 5	mA mA

Note 1: Both the Tempo Control and Pulse Width Control inputs utilize external RC networks to determine tempo and strobe pulse width. Additionally, these parameters are affected by the VSS – VDD voltage. Therefore, for these tests the RC values apply to VSS – VDD = -14 ±0.5 volts. Note 2: All trigger outputs are open-drain transistors. The active output level is therefore high, and the off condition is high impedance as indicated by the specified leakage current.

Device: MM5871

Customer:

Pattern: AA (Standard)

		-							11.411		otals	12	m	12	2,6	2 2	0	0	63
					_				ľ	-	0	E		> >		×	Ė		2 2
			4	5	Þ	4/4			şt.			×	\vdash	H	×	H	H	L	0 2 0
	~	,	March	DIA	~	4			Counts	1001	5		F	×	F	×			2 0
										-		×							0
			H	†	_	_			-	-		<u> </u>		×	×	×		_	3 2
										2		-	-	×	×	×	\mathbb{H}		2
	9		Rock		اد	4/4			Counts	4		×			×				2
			Œ						റ് റ	2	-	×		×	×	×	1	-	3 2
								Ë		0		×	_		×		-		2 1
		1		Ī	1					6 7	İ	×	Ĵ	×	×		7		3
						-			,,	2	1	1	×	×	×				1 3
	^	-	Latin	α	9	4/4		Į	Counts	3		×	×	-	×	-	+	-	2 2
								ľ		2	1	1	1		×	1	1	1	-
	L	1						L		0	,	<	×	-	×	+	+	+	3
										5		1	1	4		7	7	+	0
										ß		7	1	1		1	$\stackrel{\downarrow}{}$		0
	14		Waltz	۵	100	5/4			Counts	4	H	+	+	×	+	×	+	+	2
								٠	L	2		7	1	<	1	×	7	Ţ	0 7
								ı	l	_		†	ľ	1	1	1	1	1	5
		t	+	_	t	1		ŀ	+	0 د	×	1	1	+	<u> </u>	+	+	+	7 5
		l	-			I			۲	5 5			7	7	⋠	1	1	+	
	15		vveste		4			2 4 4	2	2	×	1	1	-	×	1	Î	+	7
	-	J. W.	A III II	u.	3/4	ò		Compte	3	2	-	+	,	+	< ,	1	+	-	7
		Č	5					ļ	,	7	_	F	Ŧ		<	Ŧ	Ŧ	-	1
ŀ		Ļ	1	_	L			L	+	5	×	1	#	+	1	#	+	,	-
									1	4		1	+	\Rightarrow	₹	K	7	0	4
								S	0	+	_	P	7	,	Ţ		1	c	2
	16	Swing		ш	3/4			Counts	1	7	_	t	#	I	T	#	t	C	1
-								Ĭ	0	+		H	×	+	 *	+	+	0	+
									-	-	×	F	F	>	-	F	F	2 0	
ľ	7	Ī	1)er		Į.	Name Address	3		A1	A2	A3	+	A5	A6	Γ	1
	DEVICE PIN	ame	100	age		Instrument Triager	5	ပိ	4		AO	٩					<	"1" Totals	
	DEVIC	Rhythm Name	Rhythm Conge	0		ument	uts:	ument	94		Dass Drum							1.1.	
		Rhvı	ď	1	Time	Instru	Outputs:	Device Instrument Card	Na		Dass	Block	Bongo	Brush	Snare				
					_			evice	ä	c	0	10	Ξ	12	13		*******		
_			_		_			٥		L		_	L	L	L				j

Note 1: In this chart, "X" represents the presence of a gate in the spot.

Note 2: "X" = 1; negative logic.

FIGURE 3. Standard Pattern Coding

Device: MM5871 Customer:

Pattern:

DEVICE PIN 16 15 14 7 6 8 8 Rhythm Name E F F D B Counts A				0
16	8	A 4/4 Counts	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
16	9	COUNTS		
16 12 3 4 5 5 5 0 1 2 3 4 5 5 5 6 0 1 2 3 4 5 5 5 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7	B 4/4 Counts		
16 15 3.4 3.4 3.4 3.4 5.5 5.5 5.0 11 2.3 4 15.5 5.5 5.0 10.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	14	D 3/4 Counts 1 2 3 4 5 5 5		\Box
16 Counts 0 1 2 3 4 5 5 5	15	F 3/4 Counts 1 2 3 4 5 5 5		
DEVICE PIN Rhythm Name Time Time Instrument Trigger Instrument Card Name Address Block Block Block A2 Block A3 Snare A4 Snare A6 Snare A7 Snare A6 Snare A7 Snare A6 Snare A7 Snare A6 Snare A7 Snare A6 Snare A7 Snare A8	16	2 3 4 5 5 5 5		c
1777171	DEVICE PIN	Anythin Name Rhythm Space Time Instrument Trigger Outputs: Device Instrument Card	Block A1 Bongo A2 Brush A3 Snare A4	A5 A6 "1" Totals

Note 1: Combination counts of 5 on 3/4 time are not programmable, i.e., no gates in "555" section.

Note 2: In this chart, "X" represents the presence of a gate in the spot. Note 3: "X'' = 1; negative logic.

FIGURE 4. Programming Worksheet For Ordering Custom Patterns

"X" = 1; negative logic.

3-18



Electronic Organ Circuits

MM5891 MOS top octave frequency generator

general description

The MM5891 top octave frequency generator is an MOS/LSI frequency synthesizer designed to generate musical frequencies. The circuit provides 13 semitone outputs, which encompass the equal tempered octave. The divisor set approximates the $12\sqrt{2}$ semitone interval to an accuracy of ± 1.16 cent.

Low threshold voltage enhancement-mode and depletionmode devices are utilized; the MM5891 therefore operates from a single, wide range power supply. Power dissipation is less than 600 mW. The circuit is packaged in the 16-pin Epoxy B dual-in-line package.

Potential RFI emission of the input clock is minimized by positioning the clock input between the VSS and

VDD pins. Chip layout also isolates the clock and output buffer areas. Additionally, the outputs are slew-limited to reduce RF spectral content of the output signals.


features

- Single power supply
- Broad supply voltage operating range
- Low power dissipation
- High output drive capability MM5891AA-50% output duty cycle MM5891AB-30% output duty cycle

block diagram

451 426 402 - 379 ÷358 ÷338 2.00024 MHz CLOCK ÷ 319 ÷ 301 ÷ 284 ÷ 268 OUTPUT

connection diagram



Dual-In-Line Package

Order Number MM5891N See Package 19

recommended operating conditions


 $(0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 50^{\circ}\text{C})$

Voltage on Any Pin Relative to V_{SS} Operating Temperature (Ambient) Storage Temperature (Ambient) +0.3V to -20V 0°C to +50°C -40°C to +100°C


Supply Voltage (V_{SS}) Supply Voltage (V_{DD}) MIN MAX 0 0 -11.0 -16.0 UNITS V V


 $\textbf{electrical characteristics} \quad 0^{\circ}\text{C} \leq \text{T}_{A} \leq 50^{\circ}\text{C}; \ \text{V}_{SS} = 0, \ \text{V}_{DD} = -11 \ \text{to} \ -16 \text{V} \ \text{unless otherwise specified}$

	PARAMETER	MIN	TYP	MAX	UNITS
VIH	Input Clock, High	0		-1.0	٧
VIL	Input Clock, Low	V _{DD} +1.0		V _{DD}	V
fj	Input Clock Frequency	100	2000.240	2500	kHz
t _r , t _f	Input Clock Rise and Fall Times, 10% to 90% at 2.5 MHz			30	ns
tON, tOFF	Input Clock "ON" and "OFF" Times at 2.5 MHz	,	200	÷	ns
CI	Input Capacitance		5	10	pF
V _{OL}	Output, Low at 0.70 mA	V _{DD} +1.5	•,	V _{DD}	V
VOH	Output, High at 0.75 mA	V _{SS} -1.0		V _{SS}	V
tro, tfo	Output Rise and Fall Times, 500 pF Load	250		2500	ns
[†] ON	Output Duty Cycle MM5891AA MM5891AB— (Pin 16, 50%)		50 30		%
IDD	Supply Current		24	37	mA




typical performance characteristics







output loading


Output Loading tfo Test



Output Loading tro Test







SECTION 4 TV CIRCUITS

TV Circuits



MM5318 TV digital clock

general description

The MM5318 digital clock is a monolithic MOS integrated circuit utilizing P-channel low-threshold, enhancement mode devices. The circuit contains all the logic required to give a 4 or 6-digit, 12 or 24-hour display from a 50 or 60 Hz input. The digit select inputs enable an external digital system to select which digit will be available at the BCD and 7-segment outputs. An example of this is a television receiver. By using the MM5318 with a MM5841 in a television receiver, the time of day can be displayed with the TV channel selected on the TV screen. The MM5841 determines what digit it requires from the MM5318, where on the screen it will be displayed and presents the information to the TV receiver. The MM5318 is packaged in a 28-lead dual-in-line package.

features

- 12 or 24 hour operation
- 50 or 60 Hz input
- 4 or 6-digit display
- BCD outputs
- Digit select inputs
- Leading zero blanking in 12-hour mode
- High output currents for simplified display interfacing
- Single power supply

applications

- TV time display
- Computer real time clock

block and connection diagrams





FIGURE 1. Block Diagram



Voltage at Any Pin $V_{SS} + 0.3V$ to $V_{SS} - 20V$ Operating Temperature 0° C to $+70^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C Lead Temperature (Soldering, 10 seconds) 300° C

electrical characteristics T_A within operating range, $V_{DD} = 0V$, $V_{SS} = 14V \pm 10\%$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	VSS = 14V (No External Output Loads	4		30	mA
	All BCD Outputs at Logical "1")				
50/60 Hz Input Frequency		dc	50 or 60	60k	Hz
50/60 Hz Input Voltage					
Logic "1"		V _{SS} -2	VSS	VSS	V
Logic "0"		-2	V _{DD}	4	V
Digit Select Input Delay		400		2000	ns
All Logic Inputs	Internal 20k, Resistor to VSS		188		
Logic "1"	(Except Digit Select Inputs)	V _{SS} -1	VSS	VSS	/ v
Logic "0"		-2	VDD	4	V
BCD Outputs					
Logic "1"	Output Voltage at V _{SS} - 2	2		10	mA source
Logic "0"	0.01 mA Sink	VDD		0.3	V
7-Segment Outputs	Output Voltage at VSS -2			1000	
Logic "1"		2		20	mA source
Logic "0"				0.01	mA leakage
Digit Enable Outputs					
Logic "1"	0.1 mA Source	V _{SS} -0.3		VSS	V
Logic "0"	Output Voltage at VSS – 2	5		15	mA sink

functional description

A block diagram of the MM5318 digital clock is shown in *Figure 1*. A connection diagram is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 1*.

50 or 60 Hz Drive: This input is applied to a Schmitt Trigger shaping circuit which provides approximately 5V of hysteresis and allows using a filtered sinewave input. A simple RC filter such as shown in *Figure 6* should be used to remove possible line voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: This input programs the prescale counter to divide by either 50 or 60 to obtain a 1 Hz timebase. The counter is programmed for 60 Hz operation by connecting this input to V_{DD}. An internal 20k pull-up resistor is common to this pin; simply leaving this input unconnected programs the clock for 50 Hz operation.

Time Setting Inputs: Both fast and slow setting inputs, as well as a hold input, are provided. Internal 20 k Ω pull-up resistors provide the normal timekeeping function.

Switching any of these inputs (one at a time) to $V_{\mbox{DD}}$ results in the desired time setting function. Fast set advances hours information at one hour per second and slow set advances minutes information at one minute per second. The Hold Input stops the clock to the prescale counter.

12 or 24 Hour Select Input: This input is used to program the hours counter to divide by either 12 or 24, thereby providing the desired display format. The 12-hour display format is selected by connecting this input to VDD; leaving the input unconnected (internal 20 k Ω pull-up) selects the 24-hour format.

Digital Select Inputs (DX, DY, DZ): These three inputs are used to determine what digit will be displayed, Table I shows the code for each digit. A logic "1" is when the pin is held to VSS. When the pin is tied to VDD, a logic "0" results.

Output Circuits: Figure 3 illustrates the circuit used for the BCD outputs. Figure 4 shows the circuit used for the 7-segment outputs. The digit enables output circuit is shown in Figure 5. Figures 6 and 7 illustrate typical applications for the MM5318.

functional description (Continued)

TABLE I. Digit Select Code

DIGIT			DIG	IT DI	SPLAY	ED	-	
SELECT LINES	S1	\$10	*	M1	M10	*	H1	H10
DX	1	0	0	1	1	0	0	1
DY	1	1.	0	0	0	0	, 1	. 1
DZ	0	0	0	0	1	1	1	1

^{*}Output blanked

output circuits




FIGURE 3. BCD Output Circuit

FIGURE 4. 7-Segment Output Circuit

FIGURE 5. Digit Enable Output Circuit

typical applications




FIGURE 6. TV Channel and Time Display

typical applications (Continued)




FIGURE 7. Typical Application



TV Circuits

MM5320 TV camera sync generator


general description

The MM5320 TV camera sync generator is an MOS, P-channel enhancement mode, LSI chip designed to supply the basic sync functions for either color or monochrome 525 line/60 Hz interlaced camera and video recorder applications. Required power supplies are $\pm 5 \mathrm{V}$ and $-12 \mathrm{V}$, or any other combination resulting in $\mathrm{V_{SS}}-17 \mathrm{V}$. All inputs and outputs are TTL compatible without the use of external components.


features

- Multi-function gen lock input provides flexible control of multiple camera installations
- 16 lead dual-in-line package
- Conventional +5V, -12V power supplies
- Uses 2.04545 MHz or 1.260 MHz input reference
- Field indexing provided for VTR applications
- Color burst gate and sync allow stable color operation

logic and connection diagrams



Dual In Line Package



Order Number MM5320N See Package 19

Voltage at Any Pin Operating Temperature Storage Temperature Lead Temperature (Soldering, 10 seconds) V_{SS} + 0.3 to V_{SS} - 22 0°C to +70°C -65°C to +150°C 300°C

dc electrical characteristics

 T_A within operating temperature range V_{SS} = +5.0V ±5%, V_{GG} = -12V ±5%, unless otherwise stated.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Levels Logical High Level (V _{IH}) Logical Low Level (V _{IL})		V _{SS} - 1.5 V _{SS} - 18		V _{SS} + 0.3 V _{SS} - 4.2	V V
Input Leakage	$V_{IN} = -10V$, $T_A = 25^{\circ}C$, All Other Pins GND		0.01	0.5	μΑ
Input Capacitance	V _{IN} = 0V, f = 1.0 MHz, All Other Pins GND (Note 1)		3.5	6.0	pF
Clock Input Leakage	$V_{IN} = -10V$, $T_A = 25^{\circ}C$, All Other Pins GND			0.5	μΑ
Clock Input Capacitance	V _{IN} = 0V, f = 1.0 MHz, All Other Pins GND (Note 1)		3.5	6.0	pF
Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL}) Logical Low Level (V _{OL})	ISOURCE = -0.5 mA I _{SINK} = 1.6 mA MOS Load	2.4 V _{SS} = 12.5	V _{SS} - 11	V _{SS} 0.4 V _{SS} - 9.0	>
Power Supply Current (I _{GG})	$T_A = +25^{\circ}C$, $V_{GG} = -12V$ $\phi_{PW} = 235$ ns, $V_{SS} = +5.0V$ Input Clock Frequency = 2.04545 MHz		24	36	mΑ

ac electrical characteristics

 T_A within operating temperature range V_{SS} = +5.0V ±5%, V_{GG} = -12V ±5%, unless otherwise stated.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Clock Pulse Width (φ _{PW})	Input Clock Frequency = 2.04545 MHz ϕt_r , $\phi t_f = 20$ ns	190	235	280	
Input Clock Pulse Width (ϕ_{PW})	Input Clock Frequency = 1.26 MHz $\phi t_r = \phi t_f = 20 \text{ ns (Note 3)}$	520	545	570	
Horizontal Reset Pulse Width	Within 400 ns after the Falling Edge of Master Clock (Figure 5)	500	600	800	ns
	Rise and Fall Time = 20 ns				
Output Propagation Delay (t _{pd}) Logical High Level (V _{OH}) Logical Low Level (V _{OL})	Capacitance at the Output = 15 pF (Figure 5)		500 500	750 750	ns ns
Field Index Pulse Width	Within 400 ns after the Falling Edge of Master Clock (Figure 5) (Note 2) Rise and Fall Time = 20 ns	500	600	700	ns

Note 1: Capacitance is guaranteed by periodic testing.

Note 2: Field index output available only for master clock of 1.26 MHz.

Note 3: If field index is not required the clock pulse width is 300 ns $\leq \phi p_W \leq$ 570 ns

functional description

EXTERNAL CONTROL LEVELS

Horizontal Reset occurs for Logic "0," this resets the horizontal counter to a state shown in Figures 2 and 3.

Vertical Reset occurs for Logic "0," this resets the vertical counter to a state determined by reset control input as shown below:

RESET CONTROL INPUT	PERMITS THE VERTICAL COUNTER TO RESET TO THE:				
V _{IH} , (V _{SS})	0 th count				
V _{IL} , (V _{GG})	11 th count				

Logic "0" =
$$V_{1L}$$

Logic "1" = V_{1H}

Divide select input = V_{1L} , (V_{GG}) for master clock frequency of 1.26 MHz.

Divide select input = V_{1H} , (V_{SS}) for master clock frequency of 2.04545 MHz.

INPUTS

The user may select either of two input clock frequencies by properly programming the Divider Control pin. In one case the input frequency is 2.04545 MHz; which is 14.318180 MHz divided by seven. The other is eighty times the horizontal frequency, or 1.260 MHz. The divider control will be programmed by connecting it to V_{IH} (V_{SS}) and V_{IL} , (V_{GG}) respectively.

There are separate *Vertical* and *Horizontal Reset* inputs which allow directly resetting the appropriate divider(s) by a control pulse generated by external means. Both horizontal and vertical dividers may be reset simultaneously by connecting the *Vertical* and *Horizontal Reset* pins together and driving them with the same reset signal. Actual resetting of the vertical divider is to either of two states, depending upon the state of the *Reset Control* input; to zero, or to the fifth vertical

serration pulse (eleven 0.5H time intervals from leading edge of *Vertical Blanking*). Refer to the reset table above. The horizontal divider will always be reset to a position which is 8 input clock pulses from the leading edge of the serration gate in the horizontal timing scheme (Figure 2 and 3). The generator is reset to the odd field (field one). The *Field Index* output pulse occurs once each odd field at the leading edge of *Vertical Blanking*. It can be used to reset, or "gen-lock," similar sync generator chips by connecting it to their *Vertical* and *Horizontal Reset* inputs.

OUTPUTS


The generator supplies the following standard output functions: Horizontal Drive Out, Vertical Drive Out, Composite Blanking Out, Composite Sync Out and the Color Burst Gate.


In addition, Field Index and Color Burst Sync outputs are provided. The Field Index identifies the odd field, or field one, by occurring for two clock periods at the leading edge of Vertical Blanking in that field. Thus, its rate is 30 Hz. As described above, it can also be used to "gen-lock" other sync generator chips.


The Color Burst Sync output signal occurs at half the horizontal rate with the same timing as the Color Burst Gate output. It may be used to sync the color burst as it will have the same delay characteristics as the other outputs (including, of course, the Color Burst Gate) — the color burst sync is present during the vertical interval.

Differences in phasing between outputs are minimized by the use of identical push-pull output buffers clocked by the internal clock.

typical performance characteristics







switching time waveforms (con't)




FIGURE 2. Horizontal Timing Master Clock = 2.04545 MHz




FIGURE 3. Horizontal Timing Master Clock = 1.26 MHz






FIGURE 4. Vertical Timing

switching time waveforms (con't)



r FIGURE 5.

typical application



TTL Interface




MM5321 TV camera sync generator

general description

The MM5321 TV camera sync generator is a MOS, P-channel enhancement mode, LSI chip designed to supply the basic sync functions for either color or monochrome 525 line/60 Hz interlaced camera and video recorder applications. Required power supplies are +5V and -12V, or any other combination resulting in Vss - 17V. All inputs and outputs are TTL compatible without the use of external components. Military and commercial temperature ranges are available.

features

- Multi-function gen lock input provides flexible control of multiple camera installations
- 16-lead dual-in-line package
- Conventional +5V, -12V power supplies
- Uses 2.04545 MHz or 1.260 MHz input reference
- Field indexing provided for VTR applications
- Color burst gate and sync allow stable color operation



4

absolute maximum ratings

Voltage at Any Pin Operating Temperature Storage Temperature Lead Temperature (Soldering, 10 seconds) V_{SS} + 0.3 to V_{SS} - 22 0°C to +70°C -65°C to +150°C 300°C

dc electrical characteristics

 T_A within operating temperature range V_{SS} = 5V \pm 5%, V_{GG} = -12V \pm 5%, unless otherwise stated.

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Input Levels VIH Logical High Level VIL Logical Low Level		V _{SS} -1.5 V _{SS} -18	V _{SS} +0.3 V _{SS} -4.2	V V
Input Leakage	$V_{IN} = -10V$, $T_A = 25^{\circ}C$, All Other Pins GND		0.5	μΑ
Input Capacitance	V _{IN} = 0V, f = 1 MHz, All Other Pins GND, (Note 1)		6	pF
Clock Input Leakage	$V_{IN} = -10V$, $T_A = 25^{\circ}$ C, All Other Pins GND		0.5	μΑ
Clock Input Capacitance	V _{IN} = 0V, f = 1 MHz, All Other Pins GND, (Note 1)		6	pF
Output Levels VOH Logical High Level VOL Logical Low Level	ISOURCE = -0.5 mA ISINK = 1.6 mA MOS Load	2.4 V _{SS} -12.5	V _{SS} 0.4 V _{SS} -9	V V V
IGG Power Supply Current	$T_A = 25^{\circ}C$, $V_{GG} = -12V$, $\phi_{PW} = 235$ ns, $V_{SS} = 5V$, Input Clock Frequency = 2.04545 MHz		36	mA

ac electrical characteristics

 T_A within operating temperature range V_{SS} = 5V $\pm 5\%$, V_{GG} = -12V $\pm 5\%$, unless otherwise stated.

PARAMETER φPW Input Clock Pulse Width		IETER CONDITIONS		MAX	UNITS	
		Input Clock Frequency =	190	280	ns	
		2.04545 MHz, $\phi t_{\rm f}$, $\phi t_{\rm f}$ = 20 ns				
		Input Clock Frequency = 1.26 MHz,	300	570	ns	
		$\phi t_r = \phi t_f = 20 \text{ ns}$				
	Horizontal Reset Pulse Width	Within 400 ns after the Falling Edge	500	800	ns	
		of Master Clock, (Figure 5)				
		Rise and Fall Time = 20 ns				
t	Output Propagation Delay					
t _{pd} Voh	Logical High Level	Capacitance at the Output = 15 pF		750	ns	
VOL	Logical Low Level	(Figure 5)		750	ns	

Note 1: Capacitance is guaranteed by periodic testing.

functional description

EXTERNAL CONTROL LEVELS

Horizontal Reset occurs for Logic "0." This resets the horizontal counter to a state shown in Figures 2 and 3.

Vertical Reset occurs for Logic "0." This resets the vertical counter to a state determined by reset control input as shown below:

VERTICAL RESET CONTROL INPUT	PERMITS THE VERTICAL COUNTER TO RESET TO THE:				
V _{IH} , (V _{SS})	0th count				
V _{IL} , (V _{GG})	11th count				

HORIZONTAL RESET CONTROL INPUT	RESETS THE HORIZONTAL DIVIDER TO:
ViH	Beginning of line
VIL	Center of line

Logic "0" = V_{IL} Logic "1" = V_{IH}

Divide select input = V_{IL} , (V_{GG}) for master clock frequency of 1.26 MHz.

Divide select input = V_{IH}, (V_{SS}) for master clock frequency of 2.04545 MHz.

INPUTS

The user may select either of two input clock frequencies by properly programming the Divider Control pin. In one case the input frequency is 2.04545 MHz, which is 14.31818 MHz divided by seven. The other is eighty times the horizontal frequency, or 1.26 MHz. The divider control will be programmed by connecting it to VIH (VSS) and VIL, (VGG) respectively.

There are separate Vertical and Horizontal Reset inputs which allow directly resetting the appropriate divider(s) by a control pulse generated by external means. Both horizontal and vertical dividers may be reset simultan-

eously by connecting the Vertical and Horizontal Reset pins together and driving them with the same reset signal. Actual resetting of the vertical divider is to either of two states, depending upon the state of the Vertical Reset Control input; to zero, or to the fifth vertical serration pulse (eleven 0.5H time intervals from leading edge of Vertical Blanking). Refer to the reset table. The horizontal divider will always be reset to a position which is 8 input clock pulses from the leading edge of the serration gate in the horizontal timing scheme (Figures 2 and 3). The generator is reset to the odd field (field one). The Field Index output pulse occurs once each odd field at the leading edge of Vertical Blanking. It can be used to reset, or "gen-lock," similar sync generator chips by connecting it to their Vertical and Horizontal Reset inputs. The Horizontal Reset Control selects Horizontal Reset to the start or center of a line.

OUTPUTS


The generator supplies the following standard output functions: Horizontal Drive Out, Vertical Drive Out, Composite Blanking Out, Composite Sync Out and the Color Burst Gate.


In addition, Field Index and Color Burst Sync outputs are provided. The Field Index identifies the odd field, or field one, by occurring for two clock periods at the leading edge of Vertical Blanking in that field. Thus, its rate is 30 Hz. As described above, it can also be used to "gen-lock" other sync generator chips.

The Color Burst Sync output signal occurs at half the horizontal rate with the same timing as the Color Burst Gate output. It may be used to sync the color burst as it will have the same delay characteristics as the other outputs (including, of course, the Color Burst Gate) — the color burst sync is present during the vertical interval.

Differences in phasing between outputs are minimized by the use of identical push-pull output buffers clocked by the internal clock.

typical performance characteristics








FIGURE 1.




FIGURE 2. Horizontal Timing Master Clock = 2.04545 MHz

switching time waveforms (Continued)




FIGURE 3. Horizontal Timing Master Clock = 1.26 MHz




FIGURE 4. Vertical Timing




FIGURE 5.





FIGURE 6. Horizontal Reset Characteristics



TTL Interface

TV Circuits



MM5322 color bar generator chip general description


The MM5322 Color Bar Generator Chip is a complete dot-bar and color hue generation system in a single monolithic P-channel MOS integrated circuit. The chip divides an internal oscillator (crystal controlled) frequency to provide the various timing, synchronization, and video information required in the alignment of color television receivers. A composite video output is provided for complete black and white dot-bar operation. It consists of all synchronization, blanking, and video information required for a fairly standard set of dot, bar, and cross hatch screen patterns. In addition a separate output for precise gating of 3.56 MHz color bursts is provided. For servicing ease an oscilloscope trigger is provided on either the horizontal blanking or vertical synchronization time slots.

features

- Battery operation
- Oscilloscope trigger
- Composite video output signal
- Crystal controlled oscillator
- Multiple screen patterns
- Variable dot size

applications

- Battery or bench powered test instruments
- Manufacturing test sets
- Built in test capability



Note 3: Variable cap may be used to trim color crystal to exact frequency.

Note 4: SW 2 and 10k resistor on pins 16 and 1 are needed only if scope trigger pulse is desired.

Note 5: SW 2 selects "H" or "V" trigger output pulses.

Note 6: A 27k resistor in series with a 100k trimpot may be used in place of 82k resistor for variable vertical line width.

Note 7: Modulation level adjusted for best patterns as viewed on TV screen.

Voltage at Any Pin Operating Temperatures Storage Temperature

 $V_{SS}+0.3V$ to $V_{SS}-25V$ -25°C to +75°C -65°C to +150°C 300°C

Lead Temperatures (Soldering, 10 seconds)

electrical characteristics T_A within operating range, $V_{SS} = +12$ to +19V, $V_{GG} = 0$ V

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (V _{SS})		12		19	V
Clock Input Frequency OSC 1 and 2	Crystal or External Drive (Note 1)		378		kHz
Clock Input Levels Logical High Logical Low	For External Drive (Note 1)	V _{SS} -2 V _{GG}		V _{SS} +0.3 V _{GG} +2	v v
Control Inputs BCD and Trigger Logical High Logical Low	Internal Resistor To V _{SS} , 1M Ω Min. (Note 2)	V _{SS} -2 V _{GG}		V _{SS} +0.3 V _{GG} + 2	V
Control Output Currents Cog and Cog Logical High Logical Low	$V_{SS} = 2.0V$ $V_{GG} = V_{GG}/2$ (Note 3)	2.5 0.25			mA mA
Trigger and Z Logical High	With 10k to V _{GG} ,	0.5			mA
Logical High	V_{GG} + 5.0V (Note 4) With 1k to V_{GG} , V_{GG} + 1 (Note 4)	1.0			mA
Video Output			00.40		mA
Analog Highs	With 2k to V _{GG} (Note 5)		2.0 to 4.0	20	
Power Supply Current	$T_A = 25^{\circ}C$, Freq = 378 kHz, $V_{GG} = 0V$, $V_{SS} = +19V$		The state of	30	mA

Note 1: The oscillator may be operated with external components to oscillate at 378 kHz or it may be driven by an external pulse source using OSC 2 (Pin 13) as an input.

Note 2: These inputs are driven by switches.

Note 3: The color gate outputs are push-pull buffers.

Note 4: The trigger output and Z output are open drain outputs and require a resistor to VGG for operation. Two possible resistor values are shown with their associated voltage and current levels.

Note 5: The video output requires a resistor to VGG for operation. This resistor must be trimmed externally to achieve the desired output levels. The minimum voltage swing is 4.0 volts with a 10% change with temperature and from unit to unit. The percentage magnitude change with supply voltage can approach one.

composite video output




FIGURE 1. White Dot Video Information Pulse Width




FIGURE 2. Composite Video Voltage Percentages

composite video output (con't)




FIGURE 3. Composite Video Rise and Fall Times





FIGURE 4. Composite Video Pulse Timing, Horizontal Sync



Note: Frame frequency equals 60.114665 Hz.

FIGURE 5. Composite Video Pulse Timing, Vertical Sync




FIGURE 6. Color Gate Signal Timing





FIGURE 7. Trigger Output Timing Relationship

video output patterns 15 x 21 Cross Hatch 21 Vertical Lines 15 Horizontal Lines 0001 0010 0000 Dots 15 x 21 0100 **Gated Rainbow** Purity 0011 0101 Single Dot 0111 Gated Rainbow Dots 7 x 11 0110 1000 Single Crosshair Single Vertical Line 7 x 11 Cross Hatch 1010 1001 11 Vertical Lines **Ungated Rainbow** Single Horizontal Line 7 Horizontal Lines 1101 1110 1100

connection diagram



 $\label{eq:top-view} \mbox{Note. $Z_{\mbox{OUT}}$ is an internal counter test point.}$

Order Number MM5322N See Package 19



MM5840 TV channel number (16 channels) and time display circuit

general description

The MM5840 TV Channel Number and Time Display Chip is a monolithic metal gate CMOS integrated circuit which generates a display of channel numbers (up to 16 channels) and time readouts on the television screen.

By external connection, it has the option of displaying the channel number only while switching channels with a period controlled by the external RC time constant of a timeout monostable.

This chip includes all the logic required to provide two modes of operation, namely channel number, or channel number and time display.

In addition, it can have a five (hour tens, hour units, colon, minute tens, and minute units) or eight digit (hour tens, hour units, colon, minute tens, minute units, colon, second tens, and second units) display, depending on the digit select input logic level.

By employing the video gating input together with the video output, a symmetrical blanked rectangular frame around the display may be generated on the TV screen.

This chip serves as a display generator with BCD channel inputs, as provided from the clock chips MM5318, MM53100 or MM53105. The position of the display on the TV screen can be controlled by adjusting external RC time constants.

functional description

The channel number and time readout circuit operates with a 2 to 4.5 MHz input clock. Counters are incorporated in the chip, operated by the input clock to keep track of the time slots of the display.

The position of the display is controlled by adjusting the external RC time constants of the horizontal and vertical monostable multivibrators.

A 7-segment decoder is used to decode either channel inputs or time which is stored temporarily in the channel number buffers or 4-bit latches, respectively, depending on the time slot of the display. Each digit of time is stored in a 4-bit latch while it is being decoded and displayed, and the next digit enters the latch while the horizontal sweep is between digits.

A time slot decoder is employed to decode the appropriate time slot and the digit to be displayed. It generates a video output signal that modulates the sweep of the television tube for the display on the screen.

features

- 12 or 24-hour operation (controlled by clock chip)
- 5 or 8-digit display
- Channel number leading zero blanking
- Single power supply
- Channel number only or channel number and time display
- Video gating output for generating a symmetrical blanked rectangular frame around the display
- Oscillator inhibit output
- Channel number display only while switching channels
- 4-bit binary plus one code for channel numbers

functions

- 8-digit mode is selected by a logic "1" at digit select
- Channel number and time mode is selected by a logic "1" at mode input
- Permanent channel number display is selected by a logic "1" at timeout monostable input



Dual-In-Line Package CHANNEL UNITS (1) GATING MHZ SELECT TIME DIGIT ADDRESS TOP VIEW

Order Number MM5840N See Package 23

Supply Voltage ($V_{DD} - V_{SS}$) Voltage at Any Pin

-0.3V to +15V

Operating Temperature

 $V_{SS} - 0.3V$ to $V_{DD} + 0.3V$ 0°C to $+70^{\circ}\text{C}$

Storage Temperature

-55°C to +150°C


Lead Temperature (Soldering, 10 seconds)

300°C

electrical characteristics $V_{DD} = 12V$, $V_{SS} = 0V$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage					
V_{DD}	V _{SS} = 0	11	12	14	V
Power Supply Current		100		800	μΑ
Input Voltage Levels				800	μΑ
Time, Oscillator, Digit					
Select, and Mode Inputs	1		1		
Logical Low		V _{SS} -0.3	Vac	V10.0	ļ. ,
Logical High		V _{SS} -0.5	VSS	V _{SS} +0.9	V
Channel Inputs		VDD-0.3		V _{DD} +0.3	V
Logical Low		V _{SS} -0.3	V _{DD} –5	V _{DD} -4.5	V
Logical High		V _{DD} -0.5	V _{DD}	V _{DD} +0.3	V
Horizontal and Vertical Inputs			- 500	, , , , , , , , , ,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Logical Low		V _{SS} -0.3	V _D D−5	V _{DD} -4.5	V
Logical High		V _{DD} -0.5	V _{DD}	V _{DD} +0.3	v
Input Frequency	Interfacing with MM53100, MM53105	2			
Oscillator	Interfacing with MM5318	2		4.5	MHz
Horizontal	Pulse Width = 14 μ s	. 2	15.75	4.5	MHz
Vertical	Pulse Width = 1 ms	*	60		kHz
Output Voltage Levels			- 60		Hz
Video Gating, Osc. Inhibit					
Digit Address and Video Outputs					
Logical Low		.,			
Logical High		V _{SS} -0.3	V _{SS}	V _{SS} +0.9	V
		V _{DD} -0.5	V_{DD}	V _{DD} +0.3	V
One-Shot Output Pulse Duration Horizontal			* * *		
Vertical		15		50	μs
		1.5		13	ms
Output Drive					
Video Output					
Logical Low	V _{SS} + 1V	-1			mA
Logical High	V _{DD} – 1V	1			mA
Video Gating and Osc. Inhibit Outputs					
Logical Low	05				
Logical High	Output Forced Up to V _{DD} – 4.5V	-2			mA
	V _{DD} – 1V	0.2			. mA
xternal RC					
CVERTICAL		†	0.1		μF
CHORIZONTAL			0.001		μF
RVERTICAL			50		k Ω
RHORIZONTAL		ĵ	100		k Ω
CTIMEOUT			5		μF
RTIMEOUT				1	$M\Omega$
ropagation Delay					
Video Gating and Osc.	From Input Clock to Oscillator			2	clock
Inhibit Outputs	Inhibit or Video Gating Outputs		.]		pulses
nput Leakage				1	,
nput Capacitance	ļ		- 1	· i	μΑ

block diagram




truth table


Digit Address (DX, DY, DZ) Codes

					1.1				
	DURING				DIG	ITS			
CODES	RESET	1	2	3	4	5	6	7	8
DX	1	0	0	1	1	0	0	1	- 1
DY	1	1	0	0	0	0	. 1	1	1
DZ	1	1	1	1	0	0	0	0	. 1

timing diagram


With Video Gating, Output Gated with Video Output





typical applications (Continued)

TV Channel and Time Display Interfacing MM53100



TV Circuits



MM5841 TV channel number and time readout circuit

general description

The MM5841 TV Channel Number and Time Readout Circuit is a monolithic metal gate CMOS integrated circuit, which generates a display of channel number and time readouts on the television screen.

This chip includes all the logic required to provide two modes of operation, namely channel number, or channel number and time displays.

In addition, it can have a five (hour tens, hour units, colon, minute tens, and minute units) or eight digit (hour tens, hour units, colon, minute tens, minute units, colon, second tens, and second units) display, depending on the digit select input logic level.

This chip serves as a display generator between the BCD channel inputs, the clock chip (MM5318) and the television set. The position of the display on the TV screen can be controlled by adjusting the external RC time constants.

functional description

The channel number and time readout circuit operates with a 4 MHz input clock. Counters are incorporated in the chip, operated by the input clock to keep track of the time slots of the display.

The position of the display is controlled by adjusting the external RC time constants of the horizontal and vertical monostable multivibrators.

A 7-segment decoder is used to decode either channel inputs or time which is stored temporarily in the channel number buffers or 4 bit latches, respectively, depending on the time slot of the display. Each digit of time is stored in a 4-bit latch while it is being decoded and displayed, and the next digit enters the latch while the horizontal sweep is between digits.

A time slot decoder is employed to decode the appropriate time slot and the digit to be displayed. It generates a video output signal that modulates the sweep of the television tube for the display on the screen.

features


- 12 or 24 hour operation (controlled by clock chip)
- 5 or 8 digit display
- Channel number leading zero blanking
- Single power supply
- Channel number only or channel number and time display

functions

- 8 digit mode is selected by a logic "1" at digit select input
- Channel number and time mode is selected by a logic "1" at mode input

connection diagram

Dual-In-Line Package



4

absolute maximum ratings


Supply Voltage (V_{DD} - V_{SS}) Voltage at Any Pin Operating Temperature Storage Temperature $\begin{array}{c} -0.3 \text{V to } +15 \text{V} \\ \text{V}_{\text{SS}} -0.3 \text{V to } \text{V}_{\text{DD}} +0.3 \text{V} \\ 0^{\circ} \text{C to } +70^{\circ} \text{C} \\ -55^{\circ} \text{C to } +150^{\circ} \text{C} \\ 300^{\circ} \text{C} \end{array}$


Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 V_{DD} = 12V, V_{SS} = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage			12	14	· V
V _{DD}	$V_{SS} = 0$. 11	12		
Power Supply Current				800	μΑ
Input Voltage Levels					
Time, Oscillator, Digit Select,				17,4	
and Mode Inputs		V _{SS} -0.3	· V _{SS}	V _{SS} +0.9	
Logical Low		V _{SS} 0.5	V _{DD}	V _{DD} +0.3	· V
Logical High		, V BB 0.0	100		
Channel Inputs		V _{SS} =0.3	V _{DD} -5	V _{DD} -4.5	V
Logical Low	· · · · · · · · · · · · · · · · · · ·	V _{DD} -0.5	Y _{DD}	V _{DD} +0.3	V
Logical High					
Horizontal and Vertical Inputs		V _{SS} -0.3	V _{DD} -5	V _{DD} -4.5	¹ V
Logical Low Logical High		V _{DD} -0.5	V _{DD}	V _{DD} +0.3	V
Input Frequency		1	4	4.5	MHz
Oscillator Horizontal	Pulse Width = 14μs		15.75		kHz
Vertical	Pulse Width = 1 ms		60		Hz
Output Voltage Levels Oscillator Inhibit, Digit Address					
and Video Outputs					
Logical Low		V _{SS} -0.3	V _{SS}	V _{SS} +0.9	V
Logical High	e a series de la companya de la companya de la companya de la companya de la companya de la companya de la comp	V _{DD} -0.5	V _{DD}	V _{DD} +0.3	V .
One-Shot Output Pulse Duration					
Horizontal	1 17 17 1	15		50	μs
Vertical		1.5		13	ms
Output Drive		ļ			
Video Output					^
Logical Low	V _{SS} + 1.0V	 			mA mA
Logical High	V _{DD} - 1.0V	1			
Oscillator Inhibit Output				1	mA.
Logical Low	Output Forced Up to V _{DD} – 4.5V	0.2			mA
Logical High	V _{DD} - 1.0V	0.2	1 1 1		
External RC			0.1		μF
C _{VERTICAL}			0.1	1. 1	μF
C _{HORIZONTAL}			50		kΩ pot
RVERTICAL			100		kΩ pot
R _{HORIZONTAL}		1			1
Propagation Delay	Frank Clock to Oscillator	1. 4		2	clock
Oscillator Inhibit Output	From Input Clock to Oscillator				pulses
	Inhibit Output			1	μА
Input Leakage					
	1	T.	1	5	pF





N

TV Circuits

MM53100, MM53105 programmable TV timers

general description


The MM53100 and MM53105 programmable TV timers are monolithic CMOS integrated circuits utilizing P and N-channel low threshold enhancement devices. These circuits contain all the logic to give a 4 or 6-digit, 24hour display from a 50 or 60 Hz input, and control the "ON" time of the TV. The duration of the viewing period is 5, 10, 20 or 30 mins, selected by 2 input pins. Manual "ON" and "OFF" inputs are also provided. The MM53100 and MM53105 have ultra-low power dissipation in the stand-by mode and are ideally suited to crystal controlled battery-operated systems. The MM53100 is designed for an optimum interface in TVs with a positive common reference voltage (e.g., +18V). The MM53105 is designed for an optimum interface for TVs with a OV reference voltage. Both are packaged in a 24-lead dual-in-line epoxy package.

features

- 50 or 60 Hz operation
- 24-hour display format
- Programmable TV on time
- Selectable view time
- Ultra-low power dissipation
- All counters resettable
- Low voltage operation
- Elimination of illegal time display at turn-on
- Daily repeat or non-repeating operating
- Fool-proof safety features
- Compatible with MM5840 or MM5841 display circuits

applications

- TV time display
- Remote TV "ON"/"OFF" switch
- Computer clock
- Time data—logging systems



absolute maximum ratings (MM53100) (VDD common voltage reference)

Supply Voltage ($V_{DD} - V_{SS}$)

Voltage at 50/60 Hz Select and Period

 $V_{SS} = 0.3V$ to $V_{DD} + 0.3V$

Select Inputs

Current Into or Out of Any Other Input

100 μA max

electrical characteristics (MM53100) T_A = 25°C, V_{DD} = 4.5V, V_{SS} = 0V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		2.8		5.0	V
Supply Current	V _{DD} = 4.5V		10	25	μΑ
Input Logic Levels					
50/60 Hz Input, Digit Select					
Inputs, Display Select, "ON",					
"OFF", Time Setting Control,					
Standby Control					
Logic "1"		V _{DD} −0.5	100	VDD	V
Logic "0"	(Note 1)	· .		V _{SS} +0.5	V
50/60 Hz Select, Period Select					
(X, Y)					
Logic "1"		V _{DD} =0.5	i i	VDD	V
Logic "0"		VSS		V _{SS} +0.5	V
Display Select Input Delay		0.5		2.0	μs
Output Logic Levels					
BCD Outputs	External Resistor, 15 kΩ to				
	V _{DD} - 12V, C _L = 15 pF				
Logic "1"		V _{DD} -0.8			V
Logic "0"				V _{DD} -11.2	V

Note 1: If input voltages go more negative than V_{SS} , the input current must be limited to a maximum of 100 μ A by the use of external series resistors. No resistors are required on the D_X , D_Y , D_Z inputs when interfacing with the MM5840.

absolute maximum ratings (MM53105) (VSS common voltage reference)

Supply Voltage (VDD - VSS)

6V

Voltage at 50/60 Hz Select and Period Select Inputs

V_{SS} + 6V

Voltage at Any Other Pin

V_{SS} + 13V

electrical characteristics (MM53105) $T_A = 25^{\circ}C$, $V_{DD} = 4.5V$, $V_{SS} = 0V$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		2.8		5.0	V
Supply Current	V _{DD} = 4.5V		10 .	25	μΑ
Input Logic Levels 50/60 Hz Input, Digit Select Inputs, "ON", "OFF", Display					
Select, Time Setting Controls,					
Standby Control Logic "1"		V _{DD} -0.5		13	٧
Logic "0" 50/60 Hz Select, Period Select		V _{SS}		V _{SS} +0.5	V
(X, Y)					,,
Logic "1" Logic "0"		V _{DD} -0.5 V _{SS}		V _{DD} V _{SS} +0.5	V V
Display Select Input Delay		0.5		2.0	μs


electrical characteristics (Continued) (MM53105) TA = 25°C, VDD = 4.5V, VSS = 0V unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Output Logic Levels						
BCD Outputs	External Resistor 15 k Ω to 12V,					
	C _L = 15 pF					
Logic "1"	 	11.2			V	
Logic "0"				0.8	V	
TV "ON" Output, Auto						
"ON" Output, View Period						
Output						
Logic "1"	Loaded 2.7 k Ω to VSS	0.5			mA	
Logic "0"	Loaded 2.7 k Ω to VDD	1.0			mA	

Note 1: Input voltages to go more positive than VDD.

functional description.

A block diagram of the MM53100, MM53105 TV timers is shown in *Figure 1*. A connection diagram is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 1*. *Figures 5a and 5b* illustrate the system configuration for a crystal controlled TV display system using both circuits.



Order Number MM53100N or MM53105N See Package 22

50 or 60 Hz Drive: This input is applied to a Schmitt trigger shaping circuit which allows use of a filtered sinewave input. A simple RC filter should be used to remove possible line voltage transients that could either cause the clock to gain time or damage the device. The input should swing between VSS and VDD. The shaper output drives a counter chain which performs the time-keeping function.

Alternatively, in a crystal controlled battery operated system, an oscillator and prescaler such as the MM53107 could be used as a time base.

50 or 60 Hz Select Input: This input programs the prescale counter to divide by either 50 or 60 to obtain a 1 pps time base. The counter is programmed for 60 Hz operation by connecting this input to V_{DD} . An internal 1 M Ω pull-down resistor is common to this pin; simply leaving this input unconnected programs the clock for 50 Hz operation.

Time Setting Inputs: Inputs to set hours and set minutes as well as hold input, are provided. Internal 1 $M\Omega$ pull-down resistors provide the normal timekeeping function. Switching any 1 of these inputs (1 at a time) to "1" results in the desired time setting function. Set Hours advances hours information at 1 hour/second and Set Minutes advances minutes information at 1 minute/second, without roll over into the hours counter. Set Minutes also resets the seconds counter to 0. The hold input stops the clock to the minutes counter and resets the seconds counter. Activating Set Minutes and Set Hours simultaneously resets the displayed counters to all 0's.

Display: This input controls the display and time-setting operation. It has an internal 1 $M\Omega$ pull-down resistor to VSS. When taken to Logic "0" or in open circuit condition, the real time is displayed and the Set Hours and Set Minutes inputs operate the real time counters. When taken to logic "1", the "ON" time is displayed and the time-setting inputs operate on the "ON" counters.

Digital Select Inputs (DX, DY, DZ): These 3 inputs are used to determine which digit will be displayed. Table IA shows the code for each digit. Seconds will be displayed as "00" when the "ON" time is being displayed.

Enable: This input has an internal resistor to VSS. When taken to logic "1", this input disables the programmed "ON" time for the TV output.

Period Select Inputs (X, Y): These inputs have pull-down resistors to VSS. They determine the view period, i.e., 5, 10, 20 or 30 mins. Table IB shows the Period Select Code.

functional description (Continued)

Standby Control Input: This input has an internal resistor to VSS. Its function is to sense when the line generated 12V supply is turned off and to then disable the outputs. In the TV, this input should be connected to the 12V supply.

Manual "ON" Input: This input has an internal resistor to Vss. When taken to logic "1", this input turns the TV output to the "0" state. It is designed to have typically 0.75 second debounce time to prevent maloperation.

Manual "OFF" Input: This input has an internal resistor to Vss. When taken to logic "1", this input turns the TV output to the "1" state. It is designed to have typically 0.75 second debounce time to prevent maloperation.

TV "ON" Output: Figure 3 illustrates the CMOS inverter output circuit used.

In the manual mode of operation, the manual "ON" input sets this output to "0", the manual "OFF" input resets this output to "1". The manual "ON" input inhibits the auto "ON" output.

In the programmable mode, this output goes to "0" when the programmed "ON" time coincides with the real time (unless enable = 1). The output will then stay at "0" for the selected period of 5, 10, 20 or 30 minutes before returning to "1" state. During this

period, a signal on the manual "ON" input will prevent the automatic switch-off.

Manual "OFF" input will always reset the output to a logic "1" state.

Auto "ON" TV Output: An additional output is provided to indicate that the TV is "ON" in the automatic mode of operation. This output goes to a logic "0" for the duration of the auto "ON" time. Manual "ON" switches this output back to a logic "1".

View Period Indicator: This output normally is a logic "1". When the TV switches on at the programmed time, this output transmits a 1 Hz waveform for the duration of the selected view period. Hence, it can be used to indicate that the TV is switched on for a limited period only by means of a flashing on-screen and/or off-screen display. The output will permanently return to "1" at the end of the viewing period or when a valid manual "ON" or "OFF" input signal is received during the view period.

BCD Outputs: Figure 4 illustrates the open drain output circuits used, a) MM53100, b) MM53105.

With the use of the external respective pull-up and pull-down resistors, these outputs are designed to be compatible with the MM5840 and MM5841 TV display circuits.

Note. Case (a) for common V_{DD} , case (b) for common V_{SS} when used with the MM5840.

TABLE IA. Digit Select Code

DIGIT SELECT	DIGIT DISPLAYED								
LINES	S1	S10	*	М1	M10	*	H1	H10	
DX	1	0	0	1	1	0	0	1	
DY	1	1	0	0	0	0	1	1	
DZ	0	0	0	0	1	1.	1	1	

TABLE IB. Period Select Code

PERIOD INPL		VIEW PERIOD PROGRAMMED
X	Y	
0	0	5 mins
0	1	10 mins
1	0	20 mins
1	1	30 mins




FIGURE 3. CMOS Output (TV "ON", Auto "ON", Indicator)




FIGURE 4a. BCD Outputs, MM53100




FIGURE 4b. BCD Outputs, MM53105

functional description (Continued)





FIGURE 5a. Typical System Diagram, MM53100



Note, SK1115 kit includes: MM57100N, MM53104N and LM1889N

TV Circuits

MM57100 TV game circuit general description

The MM57100 TV Game Chip provides all of the logic necessary to generate backgrounds, paddles, ball and digital scoring for three games: Hockey, Tennis and Handball, All games are in color and have sound. The MM57100 was designed for low system cost and is aimed at the high volume consumer marketplace. It generates all the necessary timing (sync, blanking and burst) to interface to a standard TV receiver, and interfaces directly to the antenna terminals of a TV with the addition of a chroma, audio and RF modulator. If mounted directly into a receiver, much of this circuitry can be eliminated. The chip requires the true and complement clocks of 1.0227 MHz (3.579545 MHz ÷ 3.5). Figure 1 shows a block diagram of a complete TV Game System.

The paddles for the games are controlled by two external RC networks. R and C provides for full screen movement by developing a time delay of about 16.5 ms. For Hockey and Tennis, each of the player paddles can be made to be either large, medium or small in size, thus allowing for handicapping. The size of a player paddle is modified by moving the paddle to either the top or bottom boundary and depressing the game reset button. In Handball, the players can modify the paddles as described above, but both players must use the same size paddle.

Single player "practice," can be created by connecting the two player paddle input lines on the MM57100 to a single external RC network. Single player operation can be achieved for all three games. Thus the MM57100 can actually play six games-three single player games and three dual player games.

The player paddles are divided into nine different areas that define eight angles at which the ball will reflect upon incidence. The top-most area of the player paddle will reflect the ball with the most upward direction. the areas towards the bottom will reflect the ball with the most downward direction. And the very bottom of the paddle will cause the ball to go up at a sharp angle, simulating a "wood" or handle shot. The areas in between will give reflections with less of an angle. There are two areas in the center of the player paddle which will make the ball have zero vertical velocity. The player paddles are transparent in one direction so that in Hockey the ball can rebound off the back wall and pass through the defensive player paddle. The machine paddles in Hockey are also transparent in one direction.

The ball is always served by the player who won the last point. The serve comes about 1.6 seconds from the time of the score and it is served from the paddle. This allows for a more realistic situation: the server can "place" his shot. After four player paddle hits, the ball speeds up to twice the initial velocity. Each time the ball strikes an object, a signal is generated at the audio output for the duration of the frame and one more full frame. When the ball strikes the boundaries or a machine

paddle, it bounces off the object under the rule that the angle of incidence is equal to the angle of reflection. Regardless of the angle that the ball is traveling as it hits the front of the player paddles, it will reflect as a function of which segment it hits.


The score is automatically blanked when the ball is put into play. It remains blanked until a miss is recorded and it is then properly incremented and displayed. The game is completed when one of the players reaches 15 points. At this time, the score remains on and the serve is inhibited until the Game Reset is depressed. Both the Game Reset and Game Select inputs are debounced for 16.5 ms.

The video output signal contains horizontal and vertical blanking, horizontal and vertical sync and the black and white information necessary to generate the picture on a TV receiver through the antenna input. The picture is not interlaced. Chroma outputs provide the color and burst information and are properly timed with the video.

features

- Three games: Hockey, Tennis and Handball
- All games in full color
- Ball speed doubles after fourth hit
- Segmented paddles for automatic ball spin
- Adjustable paddle size/handicapped play
- Automatic digital scoring
- Sound
- Serve from paddles
- Designed to interface with a minimum effort to a standard television receiver

connection diagram (DIP Top View)






FIGURE 1. Video Game System Diagram

GAME DESCRIPTION

Tennis

Tennis consists of a green court with a blue border, a yellow net, orange paddles and a light green ball. It is played by two players who, through the use of their individual controllers, can vertically raise or lower their paddles. Play starts when the machine automatically serves the ball cross court. This can be from either the left or the right. The player who is served must hit the ball back to his opponent, who must then return it.

As the volley begins, the speed of the ball increases once, making it more difficult to return. The speed change occurs on the fourth hit. When either player misses the ball, a point is scored for his opponent and the next serve comes to him after a wait of 1.6 seconds. To increase the play value, the ball can bounce off both the top and bottom walls. In addition, before the play begins, each player can choose a large, medium or small paddle, depending on his playing skill. The paddles are sectioned, giving a "spin" effect to the ball.

The score, which is yellow, is automatically displayed in large, easy-to-read numerals. The score appears when the ball is missed and remains on until the ball is served. Play ends when the first player reaches 15 points. At the end of the game, the score remains on until the game is reset.

Hockey

Hockey consists of a blue playing field which is surrounded by yellow walls, two yellow player-controlled goalies, six light yellow machine-controlled forwards and a light blue hockey puck.

Hockey, while similar to tennis, is a much faster and more exciting game. Each player controls only his goalie, who moves in a vertical motion. In addition, each player has three forward men who also move vertically. These men are not under player control but move up and down, as a group, automatically. As in tennis, the opening serve comes cross court and can come to either player. Further serves are to the player who has just lost a point.

Since each player has four men who can return the puck, the play is very fast. To make it even more difficult, a point can only be made when the puck slips through either player's goal — a small opening located directly in the middle of the side walls. Since only a small portion of the left and right walls is used for scoring, the puck can essentially rebound off all four walls. Scoring is the same as in tennis — first player to reach 15 is the winner. The score is yellow.

Handball


Handball consists of a brown court, two paddles — one blue and one orange, and a yellow ball. It plays identical to tennis except only one player plays at a time and both are on the same side of the court, playing against the opposite wall. After the ball is served, the serving player disappears from the screen and the other player's paddle appears. He must hit it, or he loses the point and the other player serves again. If he hits it, his paddle disappears and the other paddle comes on the screen. The other player must return it to the wall. The object of the game is to keep the ball in play by continuously hitting it to the back court wall. The ball can be reflected off three sides — the top, bottom and right wall. The first player to score 15 is the winner. The score colors match the paddle colors — one blue and one orange.

SUMMARY

Table 1 describes how the game will appear on a standard 25" TV. The actual appearance will vary somewhat from set to set as a function of color control settings, fine tuning, overscan, etc. Table 2 and Figure 10 define the Chroma Outputs and the approximate color they generate.

SYSTEM CONFIGURATION

Figure 2 is a detailed schematic of how the MM57100 TV Game Chip would appear in a completed system, including the MM53104 clock generator and the LM1889 channel modulator.



dc electrical characteristics $0^{\circ}\text{C} \leq T_{\text{A}} \leq 75^{\circ}\text{C}$

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Vo	oltages					
$V_{SS} - V_{DD}$		$14.25 \le V_{SS} - V_{GG} \le 15.75$	8.5	9	9.5	V
$V_{SS} - V_{GG}$		$8.5 \le V_{SS} - V_{DD} \le 9.5$	14.25	15	15.75	٧
Operating Supply Cu	irrent					
IDD	illeilt.	$V_{DD} = V_{SS} - 9.5V$		35	.1*	m A
	1.00	V _{GG} = V _{SS} - 15.75V		15		m A
IGG		vGG = vSS = 13.73V		13		1117
Osc. Input Levels, ϕ	1, φ2					
(Figure 3)			1	1		
VIH Logical High Leve	el		V _{SS} -0.5		VSS	V
VIL Logical Low Leve	el l		v_{GG}		V _{GG} +0.5	V
Chroma A Output L	evels	$C_1 = 50 \text{ pF}, I_{DC} = 0,$		1 1		
(Figure 4)	1.0	$8.5 < V_{SS} - V_{DD} \le 9.5$				
17 .ga. 0 . 17		(Typical values are for				
		$V_{SS} - V_{DD} = 9V$). All voltages				
		specified with respect to VDD				
V _{Δ1} A1 = 0.465 x (V _S	NO. 1/201	specified with respect to VDD	3.95	4.18	4.42	· V
			900	4.10	2060	Ω
• • • • • • • • • • • • • • • • • • • •			2.53	2.68	2.83	V
V_{A0} $A0 = 0.298 \times (V_{S})$				2.00	2060	Ω
RoA0 Output Impedance	1		790	100		75
VABURST ABURST = 0.238	5 X		1.82	1.93	2.04	V
$(V_{SS} - V_{DD})$						
Roaburst Output Impedance	. 1		710.0	12.74	2030	Ω
V_{A3} $A3 = 0.134 \times (V_{S})$	s – V _{DD})		1.13	1.2	1.27	V
RoA3 Output Impedance	ce		520.0		2100	Ω
Chroma B Output L	evels	$C_L = 50 pF, I_{DC} = 0,$,			
(Figure 4)		$8.5 \le V_{SS} - V_{DD} \le 9.5$. (Typical				
· · · · · · · · · · · · · · · · · · ·		values are for V _{SS} - V _{DD} = 9V).				
		All voltages specified with respect				
	. ^	to V _{DD}				
V _{B1} B1 = 0.465 x (V _S	e – VDD)	- 100	3.95	4.18	4.42	V
RoB1 Output Impedance			900		2060	Ω
V _{B0} B0 = 0.298 x (V _S			2.53	2.68	2.83	V V
			790	2.00	2060	Ω
			1.13	1.2	1.27	V
	-		520	'.2	2100	Ω
Rog3 Output Impedance	æ		320		2100	
Chroma A Bias and (Chroma B	$C_L = 50 pF, I_{DC} = 0,$				· ·
Bias Output Levels		$8.5 \le V_{SS} - V_{DD} \le 9.5$. (Typical				
		values are for $V_{SS} - V_{DD} = 9V$).				
		All voltages specified with respect			1,0	
		to V _{DD}			1	
VBIASA, VBIASB = 0.298 (VS	5 – V _{DD})		2.53	2.68	2.83	V
ROBIASA, ROBIASB			790		2060	. Ω
Chroma and Chroma	Rias Output	$C_L = 50 \text{ pF}, I_{DC} \le 50 \mu \text{A},$				
Offset Voltages	. Dias Gatpat	ICHROMA - IBIAS ≤ 5μA,				
Citact v Ortuges						
		ICHROMAA - ICHROMABI ≤ 5μA		F - 1		
V _{OS}				10	50	mV
	,					
			1	1	1	

dc electrical characteristics (con't) $0^{\circ}C \le T_A \le 75^{\circ}C$

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Video Output Levels (Figure 5)	C _L = 50 pF, I _{DC} = 0,				: 1
		$8.5 = V_{SS} - V_{DD} \le 9.5$. All voltages		1.00		
		specified with respect to V _{DD} .(Typical				
		values are for V _{SS} - V _{DD} = 9V)				
100/010	V _{SYNC} = 0.444 x	33	3.77	4	4.22	V
SYNC			0.,,	-		•
_	(V _{SS} – V _{DD})		906		2080	Ω
ROSYNC	Output Resistance		2.83	3	3.18	V
BLANK	V _{BLANK} = 0.333 x		2.00		0.10	
	$(V_{SS} - V_{DD}) = 0.75 \times$					
_	VSYNC		835		2080	Ω
ROBLANK	Output Resistance		2.06	2.18	2,30	V
VDARK	V _{DARK} = 0.242 x		2.00	2.10	2.30	•
	$(V_{SS} - V_{DD}) = 0.545 x$					
_	VSYNC		700		2030	Ω
Rodark	Output Resistance		726	1.00	1.41	
VLIGHT	V _{LIGHT} = 0.148 x		1.26	1.33	1.41	· v
	$(V_{SS} - V_{DD}) = 0.383 x$					
	VSYNC			v.	2040	. Ω
RoLIGHT	Output Resistance		556		2040	77
	Audio Output Level (Figure 6)	$R_{LOAD} = 100k$, $C_{LOAD} = 20 pF$,		
Vout				VDD		V
	Output Resistance to VDD					
Ro"ON"	"ON" Resistance	$V_{OL} \le V_{DD} + 0.5$		1.0	5	kΩ
Ro"OFF"	"OFF" Resistance	V _{OH} ≥ V _{DD} + 3.0	50	500		kΩ
COUT				5		pF
	Reset, Test and Game Select					
	Input Levels					
VIH	Logical High Level		V _{SS} -1.5		V _{SS}	
VIL	Logical Low Level		V _{DD}		V _{DD} +2.5	
*1L		05 4 4 4 6 5				
	Paddle 1 and Paddle 2	$8.5 \le V_{SS} - V_{DD} \le 9.5$				
	Input Levels (Figure 7)		V 04	\/	V+0.4	,
VPI	Input Trip Level		V _{DD} -0.4	V _{DD}	V _{DD} +0.4	1
Vон	Logical High Output Reset	$R_{LOAD} = 15 k\Omega$ to V_{GG} ,	V _{SS} -2.5		VSS	\
	Level	$C_{LOAD} = 0.1 \mu F, 10\%$	1			
	Power "ON" Clear Input					
	Levels (Figure 8) See Note 6					
Vous	Input Trip Level	R _{LOAD} = 180k, 10%,	V _{DD} -0.5	V _{DD}	V _{DD} +0.5	١
VCLR	input Trip Level	$C_{LOAD} = 1\mu F, 10\%$	1 100 0.0	100	1 100 3.0	
	1000	CLUAD IMI, 10%	, , , , -	1		
VOH	Logical High Output		V _{SS} -2.5		V _{SS}	`
	Reset Level					
en	Noise Levels on Chroma A,	$8.5 \le V_{SS} - V_{DD} \le 9.5$	-200		200	·m'
**	Chroma B, and Video Outputs	$14.25 \le V_{SS} - V_{GG} \le 15.75$,	1			
	-	$C_{LOAD} = 50 \text{ pF}, I \leq 50 \mu A$		l .		1

Note 1: Chroma A, Chroma B and the Chroma bias output levels are specified for dc current = 0. Typical dc loading conditions are 30μ A or less. The resistor network in Figure 9(a) can be used to determine the shift and interaction in outputs for dc load conditions.

Note 2: Video output levels are specified for dc current = 0. Any other loading conditions will influence the output levels and the resistor network in Figure 9(b) can be used to calculate output levels. Typical dc currents are 30µA or less.

Note 3: All diffused resistors have a ±30% tolerance, and tracking of tolerance can be assumed.

Note 4: All MOS switch impedances include all variations, i.e., due to process, and supply variations, tracking of MOS switch impedances can be assumed.

Note 5: Tracking of diffused resistor tolerances and MOS device tolerances cannot be assumed.

Note 6: Power On Clear input pin is reset by the MM57100 to the VOH level near the end of the internal Power On Clear cycle, as shown in Figure 8.

ac electrical characteristics (0°C to +70°C, except where otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Osc Inputs, ϕ 1 and ϕ 2 Input			1.0227	,	MHz
	Frequency (Figure 3)		1			
	Rise and Fall Times					
t _r , t _f					40	ns
^t dL1			l		10	ns
t_{ϕ}				0.9778		μs
t _{pw1}			0.405	0.5776		
tpw2			0.380			μs
V _{OL1}			-3 .	V 05		μs
V _{OL2}			V _{SS} -1.0	V _{SS} -0.5	VSS	V
VOL2			V _{SS} -2.0	V _{SS} -1.0	VSS	V
	Chroma A and Chroma B Output	$C_L = 50 \text{ pF}, I_{DC} \leq 50 \mu A$				
	Timing (Figure 4)					
t _{rA}				175	225	ns
tfA			1.	175	225	ns
trB			1	175	225	ns
tfB				175	225	ns
tSCB			1	450		ns
t _{rCB}]	175		ns
tfCB				175		
			1	0		ns
tCL1			1	: :		ns
tCL2				0		ns
^t BURST			1	2900		ns
	Video Output Timing (Figure 5)	$C_{LOAD} = 50 pF, I_{DC} \le 50 \mu A$				
trv				250	500	ns
t _{fv}	ing the state of the state of		•	250	500	ns
trS				250	500	ns
tfS			1	250	500	ns
trL				150	225	ns
t _{fL}				150	225	ns
t _{bp}				5		μs
tSYNC				4.5	4.9	μs
tfp				1	1.25	μs
tVIDEO				0.97	1.20	
tBLANK			10.5	11	11.9	μs
DLANK			10.5	''	פ.וו	μs
	Audio Catput Timing	ϕ 1, ϕ 2 inputs = 1.0227 MHz,		}		
	(Figure 6)	C _{LOAD} = 20 pF				
fa	Output Frequency	I _{DC} ≤ 50μA		491		Hz
	Audio Tone Duration	4.4				
NO			18.55		30.25	ms
OFF	•			15		μs
t _{ra} , t _{fa}		C _{LOAD} = 20 pF,		10		μs
rar -id		REXT = 120k to VSS				μ
^t ha		EVI 1500 10 422		1	1 .	
				1.1		ms
pwa				2.037		ms
	Player Paddle Timing	$C_{LOAD} = 0.1 \mu F + 10\%,$	t .			
	(Figure 7)	$R_{LOAD} \ge 15 \text{ k}\Omega \text{ (to V}_{GG})$				
^t PH	Paddle High (25H)		1.58			ms
PL	Paddle Low (215H)				13.7	ms
tRP					1.2	ms
	Person (fON)(f Class Time)	BC > 130				.,,,
	Power "ON" Clear Timing	RC > 138 ms, R = 180k, 10%;				
	(Figure 8)	$C = 1\mu F, 10\%$				
dcl			60			ms
tPOWER :	· ·				30	ms




FIGURE 3. Input Clock Waveforms





FIGURE 4. Video-Chroma Timing



 $H \cong 63.557 \mu s$

Note: Interlaced scan and equalization pulses are not used.

FIGURE 5(a). Video Output Waveform





FIGURE 5(b). Composite Video Timing and Levels






FIGURE 7. Player Paddle Inputs




FIGURE 8. Power "ON" Clear Input Timing




FIGURE 9. Chroma and Video Output Networks (See Notes on Page 4-41)

TABLE I. Game Colors and Size on a 25" TV

ELEMENT	CHROMA OUTPUT	VIDEO OUTPUT	APPR.	APPR. SIZE	COMMENTS
Tennis Background	A1B0	Light	Blue		
Tennis Field	A0B3	Dark	Cyan	13.2 x 16.8 inches ²	·
Tennis Ball	A0B3	Light	Cyan	0.5 x 0.5 inches ²	
Tennis Score	A3B0	Light	Yellow	4 x 5 inches ²	Blanked during play
Tennis Net	A3B0	Light	Yellow	0.5 x 13.2 inches ²	
Tennis Left Player	A3B1	Light	Orange	3 sizes	2.4, 1.2 or 0.6 inches x 0.5 inche
					independent of other paddle
Tennis Right Player	A3B1	Light	Orange	3 sizes	2.4, 1.2 or 0.6 inches x 0.5 inche
N	1000				independent of other paddle
Handball Background	A3B0	Light	Yellow	2	
Handball Field	A3B0	Dark	Yellow	13.2 x 16.8 inches ²	
Handball Ball	A3B0	Light	Yellow	0.5 x 0.5 inches ²	
Handball Left Score	A3B1	Light	Orange	4 x 5 inches ²	Blanked during play
Handball Right Score	A1B0	Light	Blue	4 x 5 inches ²	Blanked during play
Handball Left Player	A3B1	Light	Orange	3 sizes	2.4, 1.2 or 0.6 x 0.5 inches, same as other paddle
Handball Right Player	A1B0	Light	Blue	3 sizes	2.4, 1.2 or 0.6 x 0.5 inches.
		-			same as other paddle
Hockey Background	A1B0	Dark	Blue		
Hockey Field	A1B0	Dark	Blue	13.2 x 16.8 inches ²	
Hockey Border	A3B0	Light	Yellow		
Hockey Puck	A1B0	Light	Blue	0.5 x 0.5 inches ²	
Hockey Score	A3B0	Light	Yellow	4 x 5 inches ²	Blanked during play
Hockey Left Player	A3B0	Light	Yellow	3 sizes	2.4, 1.2 or 0.6 x 0.5 inches independent of other paddle
Hockey Right Player	A3B0	Light	Yellow	3 sizes	2.4, 1.2 or 0.6 x 0.5 inches independent of other paddle
Hockey Machine Forwards	A3B0	Light	Yellow	0.5 x 0.6 inches ²	A Superior of States paddic
Hockey Goals	A1B0	Light	Blue	4.6 x 0.5 inches ²	Hole in the Border




FIGURE 10. Chroma Outputs/Color Phase Diagram

TABLE II. Chroma Outputs vs Approximate Color

CHROMA A AND CHROMA B OUTPUTS	APPROXIMATE COLOR
A0, B0	Light Gray
A0, B1	Red
A0, B3	Cyan
A1, B0	Blue
A1, B1	Magenta
A1, B3	Blue Cyan
A3, B0	Yellow
A3, B1	Orange
A3, B3	Green
A _{BURST} , B0	Color Burst

DESIGN CONSIDERATION FOR THE PLAYER PADDLE INPUTS

Calculations are based on an input waveform at the "PLAYER PADDLE" input:

$$V_{IN} = V_{IH} + (1 - e^{-t/RC})(V_{GG} - V_{IH})$$

A solution for t = RC is done, at the input trip point where $V_{IN} = V_{TRIP} = V_{DD} \pm 0.4V$, and $t = t_d$.

$$RC = \frac{-t_d}{\ln \left[\frac{V_{GG} - V_{DD} \pm 0.4V}{V_{GG} - V_{IH}} \right]}$$

Over the design range of V_{DD} , V_{GG} and V_{IH} , the denominator has a range

$$-1.187 \leq ln(x) \leq -0.5864 \text{ where } x = \frac{V_{GG} - V_{DD} \pm 0.4V}{V_{GG} - V_{IH}}$$

The time delays required vary from a minimum of $t_{dT}=1.58~\text{ms}$ for the player paddle positioned at the top of the screen, to a delay of $t_{dB}=13.7~\text{ms}$ for the player paddle positioned at the bottom of the screen. For these time delays, the ranges of RC are:

$$(RC)_{T_{\mbox{MIN}}} = 1.33 \mbox{ ms} \leq \frac{t_{\mbox{dT}}}{\mbox{ln} \left[\frac{V \mbox{GG} - V \mbox{DD} \pm 0.4V}{V \mbox{GG} - V \mbox{IH}} \right]} \leq (RC)_{T_{\mbox{MAX}}} = 2.69 \mbox{ ms}$$

for the upper paddle position and

$$(RC)_{BMIN} = 11.54 \text{ ms}; (RC)_{BMAX} = 23.36 \text{ ms}$$

for the lower paddle position.

Thus, the external RC network must guarantee a minimum RC of 1.33 ms or less and a maximum RC of 23.36 ms or greater.

Calculations of potentiometer resistance based on a linear pot use the formula:

$$R_{\theta} = \frac{\theta \times R_{p}}{\theta_{fs}} \pm R_{p} \cdot L$$

where:

 R_{θ} is the potentiometer tap resistance θ is the angle of pot rotation beyond 0

 $\theta_{\, \rm fs}$ is the full scale rotation of the pot, \pm tolerance

 $R_{\mbox{\scriptsize p}}$ is the full scale resistance of the pot, \pm tolerance

L is the linearity of the pot

Using RC = t_d , values of θ can be calculated for the required extremes using the expression:

$$\theta = \frac{\left(\frac{t_d}{C} \pm R_p \cdot L\right) \theta_{fs}}{R_p}$$

This expression assumes prior selection of R_p , L, θ_{fs} , and C. This expression can be modified to calculate R_p or C if there is any restriction on the upper limit of θ .

Mechanical variations, either in the potentiometer or the control housing which affect pot rotation should also be considered.

TIMING A	ND LEVEL DEFINITIONS
t _r , t _f t _{dL1}	Rise and fall times of $\phi 1$ and $\phi 2$ clock inputs. Delay from the VSS $-$ 1V point of the $\phi 2$ positive transition to the VSS $-$ 1V point of the $\phi 1$ negative transition.
$t_{oldsymbol{\phi}}$	Clock cycle time.
tPW1	Time from 50% point on negative edge of ϕ 2 to the 50% point on the negative edge of ϕ 1.
tPW2	Pulse width of the $\phi 2$ input, at the 50% point.
V _{OL1}	Crossover point where $\phi 1 = \phi 2$ and $\phi 1$ is on a negative transition.
V _{OL2}	Crossover point where $\phi 1 = \phi 2$ and $\phi 1$ is on a positive transition.
t _r A, t _{rB} , t _f A, t _{fB}	Rise and fall times of the chroma A and chroma B outputs.
^t SCB	Delay from start of sync pulse trailing edge to the start of the chroma A output color burst leading edge.
trCB, tfCB	Rise and fall times of the chroma A output color burst pulse.
^t BURST	Chroma A output color burst pulse width.
tCL1	Delay from the start of a chroma output negative transition to the start of the VIDEO output (luminance) transition.
tCL2	Delay from the start of a chroma output positive transition to the start of the VIDEO output (luminance) transition.
t _{rv} , t _{fv}	Rise and fall times of the VIDEO output blanking pulse.
t _{rS} , t _{fS}	Rise and fall times of the VIDEO output SYNC pulse.
t _r L, t _f L	Rise and fall times of the VIDEO output luminance pulses.
t _{fp} , t _{bp}	Duration of the VIDEO output front porch and back porch.
tSYNC	Duration of the VIDEO output SYNC pulse.
tVIDEO	Duration of the VIDEO output luminance pulses.
^t BLANK	Duration of the VIDEO output blanking pulse.
tON	Duration of the AUDIO output "HIT" tone burst.
tOFF	Delay from the end of the AUDIO output "HIT" tone burst to the start of the VIDEO output blanking pulse.
tua tea	Rise and fall times of the AUDIO output.
^t ra, ^t fa ^t ha	Width of the AUDIO output tone pulse positive level.
^t pwa	AUDIO output tone cycle time (t = 1/fAUDIO)
tRP	Rise time of the PLAYER PADDLE input.
tРН	Delay time from the top of the picture to the highest player paddle position.
tPL	Delay time from the top of the picture to the lowest player paddle position.
[†] dcl	Delay from point where the power supplies are within the operating spec to the point where the power-on clear input level is less than VCLRI.
	Entraria Chia

Fall time of the power supply at turn-on,

tPOWER

н

to 95% point.

One horizontal scan line.



TV Circuits

Note. SK1115 kit includes: MM57100N, MM53104N and LM1889N

LM1889 TV video modulator

general description


The LM1889 is designed to interface audio, color difference, and luminance signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator, chroma subcarrier oscillator, quadrature chroma modulators, and R.F. oscillators and modulators for two low-VHF channels.

The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.

features

- DC channel switching
- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video


block diagram



Order Number LM1889N See Package 20

tentative electrical characteristics (Applications circuit, V = 15V)

					TYP
Supply Voltage Range V14, V16					12-18 V _{DC}
Total Supply Current I ₁₄ + I ₁₆					35 mADC
Common-Mode Input Range					
Chroma Mod. V2, V3, V4					4-10.5 V _{DC}
RF Mod. V12, V13					3.5-11 V _{DC}
Oscillator Levels					
Sound Osc V15					3.5 Vp-p
Chroma Osc V17					5 Vp-p
RF Osc V6, V7 or V8, V9					300 mVp-p
Chroma Modulator Conversion Gain	1 .				
V13 Out/V4-V3			27.3	100	0.6 Vp-p/VDC
V13 Out/V2 - V3					0.6 Vp-p/VDC
Residual Chroma Output, V13					50 mVp-p
V2 = V3 = V4					
RF Modulator Conversion Gain					10 mVrms/VDC
V10 or V11/V12-V13			100		





TV Circuits

Note. SK1115 kit includes: MM57100N, MM53104N and LM1889N

MM53104 TV game clock generator

general description

The MM53104 is a monolithic CMOS clock generator designed to generate the 2-phase non-overlapping clocks, ϕ_1 and ϕ_2 , for the MM57100 TV game chip.


The MM53104 contains two independent oscillator circuits that can either be driven by an external input or be used as a Colpitts-type oscillator (e.g., crystal oscillator). The first oscillator (X1, X2) is designed to operate at 3.58 MHz and the output (X2) is fed internally to a divide-by-3 1/2 counter to generate the 1.0227 MHz ϕ_1 and ϕ_2 outputs required by the MM57100. The second oscillator (Y1, Y2) is a completely independent oscillator and is designed for a 4.5 MHz operation.

All pins are protected against static damages by diode clamps to both VCC and ground.


features

- Directly drives MM57100
- Two on-chip oscillator circuits
- Low power consumption 250 mW typ @ 15V


connection diagram




timing diagram



logic diagrams





absolute maximum ratings (Note 1)

dc electrical characteristics 14.25V ≤ V_{CC} ≤ 15.75V


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Icc	Quiescent Current Operating Current	X1 = Y1 = V _{CC} Y1 = GND		15	600	μA mA
Voн	Output High Level, ϕ_1 or ϕ_2	V _{CC} = 15V	14.95			v
VOL	Output Low Level, φ ₁ or φ ₂	V _{CC} = 15V			0.05	V .
Іон	Output Source Current, ϕ_1 or ϕ_2	V _{CC} = 15V, V _O = 13.5V	-7.0	."		mA
loL	Output Sink Current, ϕ_1 or ϕ_2	$V_{CC} = 15V$, $V_{O} = 1.5V$	11.0			mA


ac electrical characteristics V_{CC} = 15V, C_L = 15 pF, all limits apply across temperature.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TR	Rise Time of ϕ_1 or ϕ_2			15	30	ns
TF	Fall Time of ϕ_1 or ϕ_2			15	30	ns
Τ _{PW,φ1} +	Positive Pulse Width of ϕ_1		410	455	510	ns
T _{PW,∲1} –	Negative Pulse Width of ϕ_1		470	520	570	ns
Τ _{PW,φ2} +	Positive Pulse Width of ϕ_2		510	570	600	ns
T_{PW,ϕ_2}	Negative Pulse Width of ϕ_2		380	410	470	ns
Τ _{W,Φ2}	Effective Negative Pulse Width		405	440		ns
	of ϕ_2					
T _d L1	ϕ_1 Overlapping ϕ_2 Time			-13	5	ns
T _{dL2}	ϕ_2 Overlapping ϕ_1 Time			-2	10	ns
V _{OL1}	ϕ_1 Cross-Over ϕ_2 Voltage		V _{CC} -1.0	VCC		٧
V _{OL2}	ϕ_2 Cross-Over ϕ_1 Voltage		V _{CC} -2.0	V _{CC} -0.8		٧

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

ac test circuit







MM58106 digital clock and TV display circuit

general description

The MM58106 is a monolithic CMOS integrated circuit which generates a display of channel number and time on the television screen. The circuit can either display channel number (2-83) or program number (1-16). Time display can be 4 or 6-digit, in either 12 or 24-hour mode. Timekeeping is controlled from a 50 Hz or 60 Hz input. The position of the display on the TV screen is controlled by adjusting the external RC time constants.

The circuit is packaged in a 28-lead dual-in-line epoxy package.


features

- Single chip clock and display
- 12 or 24-hour operation
- 5 or 8-digit time display
- Channel or program number display
- 50/60 Hz operation
- Channel and time display on channel change

block diagram

connection diagram

See Package 23



absolute maximum ratings

Supply Voltage (V_{DD} - V_{SS}) Voltage at Any Pin Operating Temperature Storage Temperature Lead Temperature (Soldering, 10 seconds)

5.5V V_{SS} - 0.3V to +5.5V 0°C to +70°C -55°C to +150°C 300°C

electrical characteristics $V_{DD} = 5V$, $V_{SS} = 0V$, unless otherwise specified

Power Input N Channe Logi Logi Horizor Logi Set Min Select, Progran Logi Logi Input F 4 MI Hori Vert Output Oscil Log Cone-Sho	cal Low cal High requency Hz Clock zontal	VSS = 0 Internal Pull-Up Resistor to VDD (600k Min) Pulse Width = 14 \(\alpha\)s	V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3	VDD-5 VDD VDD-5 VDD VSS Open VSS VDD	5.25 800 VDD-4.5 VDD+0.3 VDD-4.5 VDD+0.3	V μΑ V V V
Input N Channe Logi Logi Horizon Logi Set Min Select, Progran Logi Logi Logi Logi Input F 4 MI Hori Vert Output Coscil	Voltage Levels el Inputs ical Low ical High intal and Vertical Inputs ical Low ical High is, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High ers ical Low cal High irrequency Hz Clock izontal	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	VDD VDD-5 VDD VSS Open VSS	V _{DD} -4.5 V _{DD} +0.3 V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V V
Channe Logi Logi Horizor Logi Set Min Select, Progran Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Coscil	el Inputs ical Low ical High intal and Vertical Inputs ical Low ical High is, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low cal High ierequency Hz Clock ical Low ical High	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	VDD VDD-5 VDD VSS Open VSS	V _{DD} +0.3 V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V V
Channe Logi Logi Horizor Logi Set Min Select, Program Logi All Oth Logi Input F 4 MI Hori Vert Output Oscil Li One-She	el Inputs ical Low ical High intal and Vertical Inputs ical Low ical High is, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low cal High ierequency Hz Clock ical Low ical High	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	VDD VDD-5 VDD VSS Open VSS	V _{DD} +0.3 V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V
Logi Horizon Logi Logi Set Min Select, Progran Logi All Oth Logi Input F 4 MI Hori Vert Output Oscil Lu One-She	ical High Intal and Vertical Inputs Ical Low Ical High Ins, Set Hours, Hold, 12/24-Hour Intelligent Solid High Intelligent Solid High Intelligent Solid High Intelligent Solid High Intelligent H	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	VDD VDD-5 VDD VSS Open VSS	V _{DD} +0.3 V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V
Horizon Logi Logi Set Min Select, Program Logi All Oth Logi Input F 4 MI Hori Vert Output Oscil Lu One-She	ntal and Vertical Inputs ical Low ical High is, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low ical High irrequency Hz Clock izontal	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	VDD VDD-5 VDD VSS Open VSS	V _{DD} +0.3 V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V
Logi Logi Set Min Select, Program Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Oscil Logi Cone-Sho	ical Low ical High its, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low ical High frequency Hz Clock ical Low ical High	V _{DD} (600k Min)	V _{SS} -0.3 V _{DD} -0.3 V _{SS} -0.3	V _{DD} -5 V _{DD} V _{SS} Open	V _{DD} -4.5 V _{DD} +0.3 V _{SS} +0.3	V V
Logi Logi Set Min Select, Program Logi Logi All Oth Logi Input F 4 MI Hori Vert Output Oscil L: Cone-Sho	ical Low ical High its, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low ical High frequency Hz Clock ical Low ical High	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3	V _{DD} V _{SS} Open V _{SS}	V _{DD} +0.3	V
Logi Set Min Select, Program Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Coscil	ical High is, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low ical High frequency Hz Clock izontal	V _{DD} (600k Min)	V _{DD} -0.3 V _{SS} -0.3	V _{DD} V _{SS} Open V _{SS}	V _{DD} +0.3	V
Set Min Select, Program Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Coscil	ns, Set Hours, Hold, 12/24-Hour 50/60 Hz Select, Channel/ n Select ical Low ical High ers ical Low ical High requency Hz Clock zontal	V _{DD} (600k Min)	V _{SS} -0.3	VSS Open VSS	V _{SS} +0.3	
Select, Progran Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Cocil	50/60 Hz Select, Channel/ in Select ical Low ical High iers ical Low ical High irequency Hz Clock izontal	V _{DD} (600k Min)	V _{SS} -0.3	Open V _{SS}		V
Progran Logi Logi All Oth Logi Input F 4 MI Hori Vert Output Cocil	n Select ical Low ical High iers ical Low cal High irequency Hz Clock zontal		V _{SS} -0.3	Open V _{SS}		V
Logi Logi All Oth Logi Input F 4 Ml Hori Vert Output Oscil Lo	cal Low cal High ers cal Low cal High requency Hz Clock zontal	Dula Width - 14 yr	V _{SS} -0.3	Open V _{SS}		V
Logi All Oth Logi Logi Input F 4 Ml Hori Vert Output Coscil	ical High iers ical Low cal High frequency Hz Clock zontal	Dula Wideh - 14 yr	V _{SS} -0.3	Open V _{SS}		· V
All Oth Logi Logi Input F 4 MI Hori Vert Output Coscil L One-She	ers cal Low cal High requency Hz Clock zontal	Dula Width - 14 yr		V _{SS}	Van 10.3	
Logi Logi Input F 4 MI Hori Vert Output Oscil Li One-Sho	cal Low cal High requency Hz Clock zontal	Dula Widah - 14 yr			V-2-10-2	1
Logi Input F 4 MI Hori Vert Output Oscil Lu One-Sho	cal High Frequency Hz Clock zontal	Dula Widah - 14 yr			1 1/22/02/	
Input F 4 MI Hori Vert Output Oscil Li One-Sho	requency Hz Clock zontal	Dula Widah - 14 yr	V _{DD} -0.3	l Vpp	V _{SS} +0.3	. V
4 MI Hori Vert Output Oscil Lu One-Sho	Hz Clock zontal	Pulas Widah - 14 u-		טטי	V _{DD} +0.3	V
Hori Vert Output Oscil Li Li One-Sho	zontal	Dulas Widah - 14	1	-		
Vert Output Oscil Li Li One-Sho	*.	Dulas Widels - 14	1	4	4.5	MHz
Output Oscil L L One-Sho		ruise width = 14 μ s		15.75		kHz
Oscil L L One-Sho	ical	Pulse Width = 1 ms		60		Hz
L L One-Sho	Voltage Levels				'	
L One-Sho	llator Inhibit and Video Output					
One-Sho	ogical Low		V _{SS} -0.3	VSS	V _{SS} +0.9	V
	ogical High		V _{DD} -0.5	VDD	V _{DD} +0.3	V
	ot Output Pulse Duration					
	zontal			50		μs
Verti				13		μs ms
Output	Drivo	and the second s	1.	.0	, , , , ,	
	o Output	William Control				
	ogical Low	V _{SS} + 1V	(-1)			
	ogical High	V _{SS} + 1V V _{DD} - 1V	1 (-1)			mA
		D Y S S S S S S S S S S S S S S S S S S	'			mA
	or Inhibit Output					* .
_	cal Low cal High	Output Forced Up to V _{DD} -4.5V	(-2)			mA
		V _{DD} – 1V	0.2			mΑ
Externa						
	RTICAL			0.1		μF
	RIZONTAL		,	0.001		μF
	RTICAL			100	-[k Ω pot
RHO	RIZONTAL		.	100	7	$k\Omega$ pot
Propaga	tion Delay Oscillator Inhibit	From Input Clock to Oscillator			2	clock pulses
Output		Inhibit Output				
Input Le	nakaga				1	μΑ
	canage					
Edge De	apacitance		1 1	1	5	pF

functional description

A block diagram of the MM58106 TV timer is shown in *Figure 1*. A connection diagram is shown in *Figure 2*. Unless otherwise indicated, the following discussions are based on *Figure 1*.

50 or 60 Hz Input: This input has a shaping circuit which allows using a filtered sinewave input. A simple RC filter such as shown in *Figure 4* should be used to remove possible line voltage transients that could either cause the clock to gain time or damage the device. The input should swing between VSS and VDD. The shaper output drives a counter chain which performs the timekeeping function.

Alternatively, in a crystal controlled battery operated system, an oscillator and prescaler circuit such as the MM5369 could be used as a timebase.

50 or 60 Hz Select Input: This input programs the prescale counter to divide by either 50 or 60 to obtain a 1 pps timebase. The counter is programmed for 60 Hz operation by connecting this input to VSS. An internal 1 M Ω pull-up resistor is common to this pin; simply leaving this input unconnected programs the clock for 50 Hz operation.

Time Setting Inputs: Inputs to set hours and set minutes as well as a hold input, are provided. Internal 1 $M\Omega$ pull-up resistors provide the normal timekeeping function. Switching any one of these inputs (one at a time) to "0" results in the desired time setting function. Set Hours advances hours information at 1 hour per second, and Set Minutes advances minutes information at one minute per second, without roll over into the hours counter. The hold input stops the clock to the minutes counter and resets the seconds counter.

Display Control: The channel number and time display circuits operate from the 4 MHz input clock frequency. The horizontal and vertical position of the display is controlled by adjusting the external RC time constants (RH, CH, RV, CV).

These monostables are triggered by the horizontal and vertical retrace signals as shown in the timing diagram in *Figure 3*.

A 7-segment decoder is used to decode either channel inputs or time. Also a time slot decoder is employed to decode the appropriate time slot and the digit to be displayed. It generates a video output signal that can modulate the sweep of the television tube for the onscreen display.

Channel/Program Number Select: This control pin has a pull-up resistor to VDD and, with the input open, the chip will accept a binary plus 1 code on the CU1 to CU8 inputs and display the program number. For example, an input code of 0000 will indicate channel 1 and 1111 will indicate channel 16.

With this input at "0", inputs CU1 to CU8 and CT1 to CT8 will accept BCD inputs for channel units and channel tens respectively, and display channels 2–83.

Edge Detect: On program change, the time and number will be displayed for a period depending on the external capacitor and resistor connected to the Edge Detect pin (Figure 4).




FIGURE 3. Timing Diagram

typical applications




FIGURE 4.





FIGURE 5. Horizontal and Vertical One-Shot Circuit



SECTION 5 ANALOG TO DIGITAL (A/D) CONVERTERS



Analog to Digital (A/D) Converters



LF13300 integrating A/D analog building block


general description


The LF13300 is the analog section of a precision integrating analog to digital (A/D) system. JFET and bipolar transistors (BI-FET) are combined on the same chip to provide a high input impedance unity gain buffer, comparator and integrator, along with 9 JFET analog switches. The LF13300 has sufficient accuracy to construct up to a 4 1/2-digit Digital Panel Meter (DPM) or up to 14-bit (plus sign) Data Acquisition System and is specifically designed for use with either the MM5330 BCD digital building block or the MM5863 12-bit binary building block.

features

- Rugged JFETs allow blow-out free handling
- High input impedance > 1000 M Ω
- Automatic offset correction
- Analog circuitry can be physically and electrically isolated from high noise digital circuits
- Analog input range of ±11V with ±15V supplies
- Wide power supply voltage range ±5V to ±18V
- TTL and CMOS compatible logic
- Can interface directly with microprocessors
- Versatile: can be used as a 12-bit plus sign binary A/D, 4 1/2-digit, 3 3/4-digit and 3 1/2-digit Digital Panel Meter (DPM)
- Low cost

block and connection diagrams





Order Number LF13300N See Package 20

absolute maximum ratings

Supply Voltage
Power Dissipation (Note 1)
Operating Temperature Range
Junction Temperature
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)

±18V 570 mW 0°C to +70°C 110°C -65°C to +150°C 300°C

electrical characteristics ($V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Analog Input Current, I _{IN}	$V_X = 0$, Currents into Pins 17 and 18, Test Circuits 1 and 2		50	500	pA
Analog Input Voltage Range	V_X adjusted until $ I_{IN} \ge 10$ nA, Test Circuits 1 and 2	±11	±12		V
Analog Input Resistance	$V_X = 0V$, Test Circuits 1 and 2		1000		Ω M
Reference Input Currents, IR	V _R = 10V, Current into Pin 16, Test Circuit 3		100	1000	pA
Reference Input Voltage Range	V_R Adjusted until $ I_R \ge 10$ nA, Test Circuit 3	0		11	٧
Reference Input Resistance	VR = 10V, Test Circuit 3		500		$M\Omega$
Offset Correction Voltage, -VB	Test Circuit 4		-12		V
Offset Correction Input Current, IOC	Test Circuit 5		200	2000	pA
Op Amp Slew Rate	Test Circuit 6		10		V/μs
Op Amp Bandwidth	Test Circuit 7		3		MHz
Buffer Slew Rate	Test Circuit 9		25		V/μs
Comparator Response Time	200 μV Input Step, 100 μV Overdrive, Test Circuit 11		2.5		μs
Comparator Output Saturation Voltage	$V_{CC} = 5V$, $R_L = 2k$, $0^{\circ}C \le T_A \le +70^{\circ}C$, Test Circuit 11		0.2	0.4	٧
Logic "1" Input Voltage		2.0		6	V
Logic "0" Input Voltage	All Switching Input Pins 5, 6, 7 and 8, $0 \le T_A \le +70^{\circ}C$	-5		0.8	٧
Logic Input Current			2	20	μΑ
Power Supply Voltage Range, ±VS	$V_R \le V^+ - 3V$, $V_{1N} = 0V$ ± V_S is Variable	±4.75		±18	V
Power Supply Currents, ±IS			±4	±11	mA

Note 1: For operating at elevated temperatures, the LF13300 in the DIP package must be derated based on the thermal resistance of 100° C/W junction to ambient.

electrical characteristics

12-bit plus sign A/D converter system characteristics. (LF13300 with MM5863). (Circuit configured as in Figure 1, $V_R = 10.000V$, $0^{\circ}C \le T_A \le +70^{\circ}C$ unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution	$V_R = 5.000V, -10V \le V_X \le +10V$	14	100	4.	Bits
Nonlinearity			±1/8	±1/2	LSB
Differential Nonlinearity			±1/8	±1/2	LSB
Ratiometric Gain Error	V _X = ±10.000V, T _A = 25°C	,	±1/2	±2	LSB
Gain Error Drift	V _X = 10.000V		±1		ppm/°C
Zero Reading Drift	V _X = 0V		±0.5		ppm/°C
Analog Input Voltage Range		±11	±12		v
Analog Input Leakage Current	$T_A = 25^{\circ}C, V_X = 0V$		50	500	pA
Analog Input Resistance	$T_A = 25^{\circ}C, V_X = 0V$		1000		МΩ
Reference Input Voltage Range	T _A = 25°C, V _R Varied	0		12	V
Reference Input Leakage Current			100	1000	pA
Reference Input Resistance	$T_A = 25^{\circ}C$, $V_R = 10.000V$		500		МΩ
Conversion Time	V _{IN} = 10.000V, F _C = 250 kHz			36	ms
15V Supply Currents	LF13300, V ⁺ Current		4	11	mA
-15V Supply Currents	LF13300, V Current,		27	44.8	mA
514.0	MM5863 VGG Current				
5V Supply Currents	V _{IN} = 0V, MM5863, V _{SS} Current		23	38.5	mA




typical performance characteristics

Integrator Capacitance,

f_{CLK} (kHz)

Integration Time Constant (RC) vs f_{CLK} for Different Reference Voltages, V_R



functional description

The LF13300 goes through the following 5 states during normal cycle: 1) Offset Correction; 2) Polarity Determination; 3) Initialization; 4) Ramp Unknown; 5) Ramp Reference.

Offset Correction Description (Figure 1)

The Offset Correction scheme will drive the input of the comparator to its switching threshold when the analog input is zero and the timing components, RC, are bypassed.

The Offset Correction input (OC) is driven high, closing switches \$4-S9.

The offset voltages are assigned as follows: V_{OS1} — the input offset voltage of the buffer; V_{OS2} — the input offset voltage of A1; V_{OS3} — the input offset voltage of A2; V_{OS4} — the input offset voltage of the comparator.

S5 grounds the input of the buffer so that its output voltage is simply VOS1. S6 bypasses R to keep the integration time constant, RC, from affecting the circuit operation. S4 makes the total equivalent input voltage to A1 be -VOS1-VOS2. S7 puts the op amp in a unity gain configuration with respect to the input of A2. S8 keeps the output voltage of the op amp at $-VB+VOS4=-VB^\prime$ (the Offset Correction potential) since the comparator is placed inside the loop. C3 samples the output of the -VB generator. The voltage at the non-inverting input of A2 is -VB+VOS1+VOS2+VOS3+VOS4=V1. Thus, the sum of the offsets is stored on C1, and the differential voltage across the comparator is zero.

Polarity Determination (Figure 2)

The simplified diagram of the LF13300 in the Polarity Determination state is shown in Figure 3. S5 and S3 are closed during this period. S5 grounds the buffer input and V_X (the unknown voltage) is applied through S3 to the non-inverting input of A1. The equation that describes the op amp output voltage is given in Figure 3. When V_X is applied to A1 at t1, the output of the op amp slews to V_X and is integrated until t2, when S3 opens and S4 closes. This causes V_{OUT} to slew down

by $-V_X$ leaving $\frac{1}{RC}\int \frac{t_2}{t_1}\,V_Xdt-V_{B^{'}}$ on the output

of the op amp. The comparator output goes high if $V_X > 0$ and remains low if $V_X < 0$.

Initialization (Figure 1)

During initialization, the LF13300 is configured the same way as it is in the Offset Correction state and the op amp output is brought back to the Offset Correction potential $-V_B{}'$.

Ramp Unknown (Figures 2 and 3)

In the Ramp Unknown state, if $V_X \ge 0$, S3 and S5 are closed, as shown in Figure 2, and V_X is applied to the + input of the integrator. If $V_X \le 0$ and the LF13300 is connected as in Figure 3 with S2 and S4 closed. V_X is now applied through the buffer to the — input of the integrator. In either Ramp Unknown case, the op amp output ramps in the positive direction and V_X is applied to a high impedance JFET input.

functional description (Continued)

Ramp Reference (Figure 4)

In this state, the LF13300 is configured with switches S1 and S4 closed. The reference voltage, V_R , a positive voltage, is applied to the buffer input and the op amp output ramps down until $V_{OUT} = -V_B'$ where the comparator will trip.

If V_X and V_R are assumed to be constant over their respective integration periods, the integrals of Figure 7 are reduced to,

$$\frac{V_{X} (t_4 - t_3)}{RC} = \frac{V_{R} (t_5 - t_4)}{RC}$$

or

$$\frac{V\chi}{VR} = \frac{t_5 - t_4}{t_4 - t_3}$$

Since $t_4-t_3=4096$ clock periods and t_5-t_4 can be measured in clock periods, $V_X/V_R=X/212$, where X is a digital binary output representing an analog input V_X with respect to V_R .





FIGURE 1. Offset Correction Circuit

$$V_{OUT} = \begin{cases} -V_{B}' + V_{X} + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt: Ramp Unknown for V_{II} \\ V_{OUT} = V_{B}' + V_{X} + \frac{1}{RC} \int_{t_{1}}^{t_{2}} V_{X} dt: Polarity Determination \end{cases}$$



functional description (Continued)

FIGURE 2. Polarity Determination Circuit or Ramp Unknown Circuit for $V_{\chi} \geq 0$

$$V_{OUT} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OUT} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{3}}^{t_{4}} V_{X} dt$$


$$V_{OSD} = -V_{B}' + \frac{1}{RC} \int_{t_{4}}^{t_{4}} V_{X} dt$$

$$V_{OSD} = -V_{$$

FIGURE 3. Ramp Unknown for $V_{\mbox{\scriptsize X}} < 0$

functional description (Continued)

$$V_{OUT}^* = -V_{B}' + \frac{1}{RC} - \left(\int \frac{t_4}{t_3} V_X dt - \int \frac{t_5}{t_4} V_R dt \right)$$




*More accurately

$$V_{O} = -V_{B}' + \frac{1}{RC} \left(\int \frac{t_{S+\Delta}}{t_{4}} V_{R} dt + \int \frac{t_{4}}{t_{3}} V_{X} dt \right) + \delta$$

Where δ is the incremental voltage overdrive needed to fully switch the comparator and Δ is the sum of the additional time required to develop δ and the comparator propagation delay.

FIGURE 4. Ramp Reference Circuit



5

application hints

Increasing the Input Impedance of the LF13300, MM5863 12-Bit A/D Converter

The input impedance of the LF13300, MM5863 A/D converter can be increased 1 to 2 orders of magnitude over the typical 1000 M Ω cited in the specifications by insuring that the signals that switch the LF13300 do not overlap. A circuit that eliminates switching overlap by introducing a Delay (t_d) \approx 3.3k x 100 pF \approx 300 ns to the rising edge of the signals from the MM5863A is shown in Figure 6. Figure 8 shows the operation of this circuit. The total delay time $t_{r'}$ of the output will be equal to the inherent gate rise time, $t_{r'}$ plus the RC delay, t_d . The fall time, t_f will be the basic gate delay.

Nulling the Residual Offset in the LF13300

The residual offset of the LF13300 is $<200\,\mu V$ which is negligible for most applications. This can be reduced to $<40\,\mu V$ by lowering the clock frequency from 250 kHz to about 75 kHz. If a residual offset of $<40\,\mu V$ is required, we may trim out the remainder as shown in Figure 9. This circuit applies a negative step to the Offset Correction capacitor, COC2, by means of a variable capacitor which is adjusted until charge injection imbalance of the Offset Correction switches are cancelled.





FIGURE 6. Overlap Elimination Circuit



Eliminating Errors Due to Power Supply Noise

For many applications, power supply noise (f \geq 10 Hz) causes errors which reduces the accuracy of the system. In most applications, noise can be adequately eliminated by putting a series resistor (100 Ω) in the power supply line with a 10 μ F tantalum capacitor connected at the power supply pins (*Figure 8*). The 10 μ F capacitor is, in addition to the normal 0.1 μ F ceramic disc capacitors, used as supply bypass capacitors.

Errors caused by noise on the negative supply, $-V_S$, can be further reduced by replacing, C_{OC3} with a 10 μF low leakage tantalum capacitor. Since $-V_B$ is 3V above $-V_S$, any noise appearing at $-V_S$ appears at $-V_B$; the 10 μF capacitor eliminates the noise at $-V_B$.

Miscellaneous

Since none of the output pins of the LF13300 employ short-circuit protection, extreme care should be taken when breadboarding or troubleshooting with the power "ON".




FIGURE 7. Rise Time Delay Circuit





FIGURE 9. Residual Offset Nulling Circuit






FIGURE 11. 12-Bit Plus Sign A/D in Intermittent Conversion Mode


4-Channel Differential Multiplexer with Autozeroed Instrumentation Amplifier and 12-Bit A/D Converter

Figure 12 shows a low speed, high accuracy, data acquisition unit where the analog input signal is acquired differentially and preconditioned through an LF352 monolithic instrumentation amplifier. To eliminate amplifier offset errors, autozeroing circuitry is added around the LF352 and is timed through the MM5863 and flip-flop C. Flip-flops A and B form a 2-bit up counter for channel select.

The instrumentation amplifier is zeroed at power-up and after each conversion as shown in the timing diagram;

during this cycle the multiplexer is disabled. When the system does polarity detection and then A/D conversion, the LF352 is active and the multiplexer is enabled. The zeroing cycle for the LF13300 and the LF352 lasts for 256 clock periods, so the maximum clock frequency will depend upon the required accuracy and the minimum zeroing time of the instrumentation amplifier. Notice here that the system accuracy will be less than 12 bits since it will be affected by the gain linearity of the instrumentation amplifier.

For more details concerning data acquisition, see AN-156 and LF11508, LF11509 data sheet. For details on the instrumentation amplifier, see LF352 data sheet.






FIGURE 14. 3 3/4 and 3 1/2-Digit DPM Schematic Diagram

typical applications (Continued)

3 3/4-Digit (±8191 Counts)/3 1/2-Digit (±1999 Counts) DPM

In this circuit of *Figure 14*, the LF13300 and MM5863 interact as previously described. The CMOS counter (MM74C926, MM74C928) is connected to count clock pulses during the ramp reference cycle of the LF13300. The counts are latched into the display when the comparator output trips, (goes low), as shown in the timing diagram *Figure 15*.

The RC network consisting of R1 and C1 is a low pass filter that prohibits the fast transients that occur on the comparator output during Offset Correction from loading any erroneous counts into the counter.

The DPM is able to operate from a single 15V power supply with the aid of a dc-dc converter. The LM555 generates the negative voltages required in the circuit and also doubles as the clock. The combination of Q1, R2, R3 and R4 forms a level shift to convert the output swing of the LM555 to a 0V–5V swing that is compatible with the logic. The LM340–5 drops the incoming 15V to 5V for use by the logic circuits and the LED display.

This circuit can be a 3 3/4-digit DPM if the MM74C926 is used or a 3 1/2-digit DPM if the MM74C928 is used. These counters are pin compatible and physically interchangeable.




FIGURE 15. Timing Diagram for 3 3/4-Digit DVM

electrical characteristics

3 3/4-digits plus sign (\pm 8191 counts) DPM system characteristics. (Circuit as in *Figure 18*, V_S = \pm 15V, V_R = 4.096V, T_A = 25°C, unless otherwise noted).

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Resolution	$-8.2V \le V_X \le +8.2V$	16,382			Counts	
Nonlinearity	V _{1N} = 4.000V		±1/8	±1/2	Counts	
Ratiometric Gain Error	V _{IN} = 4.000V		±1/2	±2	Counts	
Gain Error Drift	$V_{1N} = 4.000V$, $0^{\circ}C \le T_{A} \le +70^{\circ}C$		±1		ppm/°C	
Zero Reading Drift	V _{IN} = 0V		±1		ppm/°C	
Analog Input Voltage Range		±11	±12		· V	
Reference Input Voltage Range	Reference Varied	0		+12	V	
Analog Input Leakage Current	$V_{IN} = 0V$		50	500	р А	
Reference Input Leakage Current			100	1000	рA	
Analog Input Resistance	V _{IN} = 0V		1000		MΩ	
Conversion Time	$V_{IN} = 4.000V$, $f_C = 125 \text{ kHz}$			74	ms	

Component Side Foil




FIGURE 16. PC Board for 3 3/4 and 3 1/2-Digit DPM (Shown 1/2 Size)




FIGURE 17. Stuffing Diagram for 3 3/4 and 3 1/2-Digit DPM (Shown 1/2 Size)

typical applications (Continued)

4 1/2-Digit (±19,999 Counts) DPM

The following circuit illustrates how a 4 1/2-digit DPM can be realized using the LF13300 and the MM5330. The MM5330 is the display and control for this integrating system.

It contains the counters and latches together with a multiplexing system to provide 4 digits of display with one decoder/driver. It also provides a sign bit that is valid during overrange and a ten thousand count digit for a full display of $\pm 19,999$ counts. By eliminating the right-most digits it may also be used as a 2 1/2 or 3 1/2-digit DPM.

The LF13300 features automatic zeroing of all offset voltages in its integrator, comparator and buffer amplifiers and, unlike conventional dual slope techniques, provides an input impedance > 1000 $\rm M\Omega$.


The waveform at the integrator output is shown in *Figure 18*. At the rising edge of the reset pulse the unknown input voltage is applied to the integrator for a reference period of 18,000 clock periods. After this reference period, the 4.0000V reference is applied to the integrator and the counter is started. The reference voltage is integrated until the comparator switches.

At this point, the accumulated counts are transferred from the counters to the latches and zeroing begins until the next reset pulse.


It may be obvious, however, that while we have eliminated several of the basic dual slope circuits disadvantages, we have created another—the number of counts are no longer proportional to V_{IN} but rather to (V_{MAX}–V_{IN}). In fact, when we short V_{IN} to ground we are actually measuring our own 2.2000 V_{MAX}.

What is done in the MM5330 is to code convert the number of counts as shown in the count diagram. This chart shows a code conversion starting at the time of a reset. The first 18,000 counts are the reference period after which time the integrator changes slope. If a comparator crossing is detected within the next 2000 counts, a plus overrange condition will occur at the display. This condition results in a lit "+" sign, a lit "1" and 4 blanked right-most digits. A transfer at 20,000, however, will create a reading of +1.9999, at 20,001 a reading of 19.998 and so on, until at 39,999 a reading of +0000 would be displayed. A transfer occuring at 40,000 would cause a -0000 display and so on until 60,000 counts were entered, at which time a -1 with 4 blanked digits would be displayed, indicating a minus overrange condition.


The display interface used is a TTL, 7-segment decoder/driver and 4 2N4403 transistors. The ± 1 digit is driven directly by TTL. The clock-synchronous reset and transfer functions prevent any cyclic digit variations and present a blink-free, flicker-free display.



Note. Here the LF13300 always operates as an autozeroed, high input impedance inverting integrator; bipolar input voltages are handled by offsetting the analog ground by 2.2V.



Component Side Foil



Bottom Side Foil




FIGURE 20. PC Board for 4 1/2-Digit DVM (Shown 1/2 Size)

typical applications (Continued)







FIGURE 21. Stuffing Diagram for 4 1/2-Digit DVM (Shown 1/2 Size)

ac test circuits (Continued)










ac test circuits (Continued)

Test Circuit 9 **Buffer Slew Rate Test** vs O O INPUT NC O 15 -Vs O 20 pF O NC 100k O NC LF13300 12 5V O 10 O -12V





Test Circuit 11 Comparator Response Time Test



Analog to Digital (A/D) Converters



For additional application information, see AN-155 at the end of this section.

MM5330 4 1/2-digit panel meter logic block


general description

The MM5330 is a monolithic integrated circuit which provides the logic circuitry to implement a 4-1/2 digit panel meter. The MM5330 utilizes P-channel low threshold enhancement mode devices and ion-implanted depletion mode devices. All inputs and outputs are TTL compatible with BCD output for direct interface with various display drivers.


features

- dc to 400 kHz operation
- TTL compatible inputs and outputs
- BCD output code
- Overrange blanking
- Valid sign bit during overrange
- Standard supply voltages; +5, -15V

connection and block diagrams



Order Number MM5330N See Package 19



absolute maximum ratings

Voltage at Any Pin V_{SS}
Operating Temperature
Storage Temperature
Lead Temperature (Soldering, 10 seconds)

V_{SS} + 0.3V to V_{SS} - 25V 0°C to +75°C -40°C to +125°C 300°C

electrical characteristics

 T_A within operating range, V_{SS} = 4.75V to 5.25V, V_{DD} = -16.5V to -13.5V unless otherwise specified.

PARAMETER '	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (V _{SS})		4.75	5	5.25	V
Power Supply Voltage (V _{DD})		-16.5	-15	-13.5	V
Power Supply Current (I _{SS})	No Load			30	mA
Input Frequency		dc	1	400	kHz
Reset or Transfer Pulse Width		200			ns
Input Voltage Levels Logic "1" Logic "0"	$V_{SS} = 5V$, $V_{DD} = -15V$ Inputs Driven by TTL or Square Waves Inputs Driven by TTL or Square Waves	3 -15		5 0.8	V V
Clock Input Voltage Levels Logic "1" Logic "0"	Driven by Sinewave Driven by Sinewave	V _{SS} =0.5 V _{SS} =25		V _{SS} +0.3 V _{SS} -4.5	V
Output Current Levels Digit Output State Logic "1" Logic "0"	V _{SS} = 5V, V _{DD} = -15V V _O Forced To 4.75V V _O Forced To 4.5V	100 -5		-20	μA mA
All Other Outputs Logic "1" Logic "0"	V _O Forced To 3V V _O Forced To 0.4V	100 -2			μA mA
Delay From Digit Output to BCD Output		0.1		5	μs

FUNCTIONAL DESCRIPTION

Counters: The MM5330 has four ÷10 counters, one ÷4 counter, and one ÷2 for a count of 80,000 clock pulses. A ripple carry is provided and all counter flipflops are synchronous with the negative transition of the input clock. The last flip-flop in the divider chain (÷2 in the block diagram) triggers with the "0" to "1" transition of the previous flip-flop. The count sequence is shown in the first column of the count diagram.

Reset: All counter stages are reset to "0" and the INT flip-flop (driving the INT output) is set to "1" on the first negative clock transition after a "0" is applied to the Reset input. The internal reset is removed on the first negative clock transition after the internal reset has occured and a "1" has been applied to the Reset input. This timing provides an on-chip reset at least one clock cycle wide and a one cycle delay to remove reset before counting begins.

Transfer: Data in the counters is transferred to the latches when the Transfer input is at "0." If the Transfer input is held low the state of the counters is continuously displayed (see count diagram). Data will cease to transfer to the latches on the first positive clock

transition after the first negative clock transition after a "1" is applied to the Transfer input. This provides a transfer pulse at least one half clock cycle wide and a half clock cycle delay to remove the transfer signal before the counters change state.

INT: The integrate output is used to set the charge time on a dual slope integrator. INT is "1" from reset to the 18,000th clock pulse, then "0" until the next reset. The dual slope integrator is the voltage monitoring part of the external circuitry needed for a DPM. It charges a capacitor at a rate proportional to the measured voltage while INT is "1," then discharges at a rate proportional to a fixed reference as shown in the dual slope diagram. When the output of the integrator reaches 0V a pulse is generated and fed into the Transfer input of the chip. As the dual slope diagram indicates, the number in the latches is proportional to the measured voltage.

Multiplexing: The modulo 4 multiplex counter is triggered by the carry from the second decade counter, making the multiplex rate one hundredth the counting rate (4 kHz for a 400 kHz clock). The LSD, TSD, SSD and MSD (least significant, third significant, second significant and most significant digits) outputs indicate by a low level which decade latch is displayed at the BCD outputs.

Overrange Blanking and Sign: The data in the latch for the ÷2 counter is used to detect an out-of-range voltage. If this latch is "0" the BCD and 10k outputs are forced to all "1's" and the SGN output is inverted. When the data in the overrange latch and the sign bit latch are "1" the sign bit generates the 9's complement of the decade latches and the complement of the 10k latch at the respective outputs. When the overrange bit is "1" and the sign bit is "0" true BCD of the decade latches and the uncomplemented 10k latch appear at the outputs.


APPLICATIONS INFORMATION

The MM5330 is the display and control for a modified dual slope system. It contains the counters and latches, together with a multiplexing system to provide 4 digits of display with one decoder driver. It also provides a

sign digit, either plus or minus, and a ten-thousand counts digit for full display of ± 19999 . By eliminating the right-most digits it may also be used as a 2-1/2 or 3-1/2 digit DVM chip.

The basic modified dual slope system for which the MM5330 is designed, is shown in Figure 1. The integrator is now used in a non-inverting mode and is biased to integrate negatively for all voltages below $V_{\rm MAX}$. Thus if the maximum positive voltage at $V_{\rm IN}$ is 1.9999V, then $V_{\rm MAX}$ would be set at 2.200V. In this way, all voltages measured are below $V_{\rm MAX}$. This eliminates the need for reference switching and provides automatic polarity with no additional components. Also, it can be shown that the amplifier input bias currents which cause errors in conventional dual slope systems are eliminated by merely zeroing the display. Thus low bias current op amps are not necessarily required unless a high input impedance is desired at $V_{\rm IN}$.

count diagram



APPLICATIONS INFORMATION (Continued)

Secondly, the use of a conventional op amp for a comparator allows zeroing of all voltage offsets in both the op amp and comparator. This is achieved by zeroing the voltage on the capacitor through the use of the comparator as part of a negative feedback loop. During the zeroing period, the non-inverting input of the integrator is at $V_{\rm REF}$. As this voltage is within the active common-mode range of the integrator the loop will respond by placing the integrator and comparator in the active region. The voltage on the capacitor is no longer equal to zero, but rather to a voltage which is the sum of both the op amp and comparator offset voltages. Because of the intrinsic nature of an integrator, this constant voltage remains throughout the integrating cycle and serves to eliminate even large offset voltages.

The waveforms at the output of the integrator are as shown. The voltage at A is the comparator threshold just discussed. Simultaneously, with the opening of switch A, $V_{\rm IN}$ is connected to the input of the integrator via switch B. The output then slews to $V_{\rm IN}$. Integration then begins for the reference period, after which time the reference voltage is again applied to the input. The output again slews the difference between $V_{\rm REF}$ and $V_{\rm IN}$ and integrates for the unknown period until the comparator threshold is crossed. At this point, the accumulated counts are transferred from the counters to the latches and zeroing begins until the next conversion interval.

It may be obvious, however, that while we have eliminated several of the basic dual slope circuits disadvantages, we have created another—the number of counts are no longer proportional to V_{IN} but rather to $(V_{MAX} - V_{IN})$. In fact, when we short V_{IN} to ground we are actually measuring our own 2.2000 V_{MAX} .

What is done in the MM5330 is to code convert the number of counts as shown in the count diagram. This chart shows a code conversion starting at the time of a reset. The first 18,000 counts are the reference period after which time the integrator changes slope. If a com-


parator crossing is detected within the next 2000 counts, a plus overrange condition will occur at the display. This condition results in a lit "+" sign, a lit "1" and four blanked rightmost digits. A transfer at 20,000 however, will create a reading of +1.9999, at 20,001 a reading of 19.998 and so on, until at 39,999 a reading of +0000 would be displayed. A transfer occuring at 40,000 would cause a -0000 display and so on until 60,000 counts were entered at which time a -1 with four blanked digits would be displayed indicating a minus overrange condition.

A typical circuit for a low cost 4 1/2 digit DPM is shown in *Figure 2*. The display interface used is a TTL, 7-segment decoder driver and four P-type transistors. The ±1 digit is driven directly by CMOS. The clock-synchronous reset and transfer functions prevent any cyclic digit variations and present a blink-free, flicker-free display. CMOS analog switches are used as reference, zero, and input switches and used also in the comparator slew rate circuit.

A problem with all dual slope systems occurs when short integrating times and high clock frequencies are used. Because of the very slow rise time of the ramp into the comparator, the output of the comparator will normally ramp at approximately 1/10 of its actual slew rate. Thus, a significant number of extra counts are displayed due to the slow rate of rise of the comparator. A technique to improve this consists of capacitor C_S and analog switch four. An unstable positive loop is created by this capacitor when the comparator comes out of saturation. This causes the output to rise at its slew rate to the comparator threshold. As soon as this threshold is reached the analog switch opens and zeroing is initiated as previously discussed.

A simplified approach to performing the modified dual slope function combines the MM5330 and the LF11300 dual slope analog block as in Figure 3. The LF11300 provides the front analog circuitry required. This includes a FET input amplifier, analog switches, integrator and comparator. The LF11300 provides auto zero, $\geq 1000~\text{M}\Omega$ input impedance, and a $\pm 10\text{V}$ analog range.

dual slope diagram









FIGURE 1. Modified Dual Slope



5-27





Note. Here the LF13300 always operates as an autozeroed, high input impedance inverting integrator; bipolar input voltages are handled by offsetting the analog ground by 2.2V.



Analog to Digital (A/D) Converters

MM5863 12-bit binary A/D building block

general description


The MM5863 is the digital controller for the LF13300D* analog building block. Together they form an integrating 12-bit A/D converter. The MM5863 provides all the necessary control functions, plus features like auto zeroing, polarity and overrange indication, as well as continuous conversion. The 12-bit plus sign parallel and serial outputs are TRI-STATE® TTL level compatible. The device also includes output latches to simplify data bus interfacing.

*See LF13300D data sheet for more information

features

- 12-bit binary output
- Parallel or serial output
- Parallel TRI-STATE output
- Polarity indication
- Overrange indication
- Continuous conversion capability
- 100% overrange capability
- 5V, -15V power requirements
- TTL compatible
- Clock frequency to 500 kHz

connection diagram



Order Number MM5863N

absolute maximum ratings

Supply Voltage (VSS) 5.25V
Supply Voltage (VGG) -16.5V
Voltage at Any Input 5.25V
Operating Temperature 0°C to +70°C
Storage Temperature -40°C to +150°C
Clock Frequency 500 kHz
Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics

 $V_{SS} = 5V$, $V_{GG} = -15V$, $0^{\circ}C$ to $+70^{\circ}C$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage (VSS)		4.75	5.00	5.25	V
Power Supply Voltage (VGG)		-13.5	-15.00	-16.5	٧
Power Supply Current (ISS)				28	mA
Power Supply Current (IGG)				34	mA ⁻
Logic "1" Input Voltage		3.4			V
Logic "0" Input Voltage				0.8	· V
Logic "1" Output Voltage	V _{SS} = 4.75, I _{OH} = 100 μA	3.8			V
Logic "0" Output Voltage	V _{SS} = 5.25, I _{OL} = -1.6 mA			0.4	V
Width of EOC	Auto Cycle	5/f			Sec
Prop. Delay PD to EOC		4/f		5/f+1 μs	Sec
Output Enable Time	OE to Any Data Output, SC = 1, P/S = 0			1.0	μς
Output Disable Time	OE to Any Data Output, SC = 1, P/S = 0			2.4	μs
Output Enable Time	P/S to Any Data Output Except Polarity, SC = 1, OE = 0			0.9	μs
Output Disable Time	P/S to Any Data Output Except Polarity, SC = 1, OE = 0			2.2	μs
Output Enable Time	SC to Any Data Output, OE = 0, P/S = 0		-	1.0	μs
Output Disable Time	SC to Any Data Output, OE = 0, P/S = 0			2.4	μs
Prop. Delay Serial Clock	SCLK to POL/SDO	`		0.6	μs
Conversion Time	Full Scale			8966/f	Sec
Conversion Time	100% Overrange			13062/f	Sec

functional description

OPERATION

The MM5863 is designed for use with the LF13300 analog front end. Four control signals are supplied to the LF13300 and 1 control signal is required from the LF13300. The conversion cycle is composed of 5 distinct phases. They are: Phase I — Offset Correct; Phase III — Polarity Detect; Phase III — Offset Correct; Phase IV — Ramp Unknown; Phase V — Ramp Reference.

Phase I - Offset Correct (256 Clock Periods)

This phase is initiated by taking the Start Conversion (SC) and the Output Enable (OE) lines to a logic "1". At this time, Offset Correct (OC) will be a logic "1". The LF13300 requires this phase to correct any intrinsic offset voltage errors prior to the polarity detect phase.

Phase II - Polarity Detect (256 Clock Periods)

This phase is used to determine polarity of the analog input. At the midpoint of this phase, PD from the LF13300 is examined for polarity. If PD = logic "1", then the input voltage is positive. If PD = logic "0", then the input is negative. The Ramp Positive signal (RP) will be a logic "1", and Offset Correct will be logic "0" for the entire phase of 256 clock periods. The above operation is also necessary to determine which integrator input (positive or negative) of the LF13300 should be used for proper A/D conversion (see LF13300 data sheet).

Phase III - Offset Correct (256 Clock Periods)

This phase is identical to Phase I and is used by the LF13300 to eliminate any offsets induced as a result of the Polarity Detect Phase. Offset Correct (OC) will be at a logic "1".

Phase IV - Ramp Unknown (4096 Clock Periods)

The unknown input voltage is integrated for a fixed time during this phase. The result of the Phase II Polarity Detect Cycle determines whether RP or RN will be at logic "1". If Phase II indicates a positive input, the RP signal will be a logic "1". If phase II indicates a negative input, Ramp Negative (RN) will be a logic

"1". These 2 signals will never be at logic "1" simultaneously.

Phase V — Ramp Reference

This phase is a variable length phase depending on the magnitude of the analog input voltage. During this time, Ramp Reference (RR) will be in the logic "1" state. When PD goes to a logic "0" state, or when the internal counter reaches 100% of full scale (8192 clock periods), the Ramp Reference (RR) signal goes to the logic "0" state, the counter output is loaded into the output register, and the End of Conversion, (EOC) signal goes to a logic "1". The Polarity Bit will reflect whatever value was determined during Phase II. The output register will hold the data until a new conversion is completed and new data is loaded into the register. The OE line must be low in the logic "0" state and SC must be high in the logic "1" state to enable the outputs.

DATA OUTPUTS

Both serial and parallel outputs are available. In either case, OE must be low and SC must be high to enable the outputs. For parallel output, the P/S line must be low in the logic "0" state. For serial outputs, the P/S line must be high. In the serial mode, the data is shifted out of the Polarity/Serial Output POL/SDO line and all other data outputs are in the high impedance state. Each Serial Clock (SCLK) will right shift the output register one bit. Thus, 13 clock pulses are required to fully shift out the data. The data will be shifted out in the following order: Polarity, Overrange, MSB, 2SB, 3SB, . . . , LSB. If OE and P/S are in the logic "0" state and SC in the logic "1" state, all outputs will momentarily go to the logic "1" state for 1 clock period immediately preceding EOC.

CONTINUOUS CONVERT MODE

In this mode, the End of Conversion (EOC) output is connected to the OE input. As long as SC is in the logic "1" state, then each EOC will initiate a new conversion. The data outputs will be disabled for the first 5 clock cycles after EOC goes high.

truth table

INPUT	sc	OE	P/S	LSB											MSB	OVER- RANGE	POLARITY
100% Full Scale	1	0	. 0	1 -	- 1	1	. 1 .	1	1	1	1	1	1	1	1	. 1	1
Full Scale	. 1	0	0	1	1	1	1	1	1.	, 1	.1	1	1	1	1	0	1
Zero	-1	0	0	0	0	. 0	0	0	0	0	0	0	0	0	0	. 0	1
Zero	1	0	0	0	0	. 0	0	0	0	0	0	0	0	0	0 .	0	0
—Full Scale	1	0	0	- 1	1	, 1	1	1	1	1	: 1.	1	1	1	1	0	. 0
-100% Full Scale	1	0	0	1	1	1	1 -	1	1 '	.1	1.	1	1	1	-1	1	0
Any	1	1	×	Z	· Z	Z	Z	Z .	Z	Z	Z	Z	Z	Z	Z	Z	z
Any	1	0	1	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z,	Z	Z	z	Serial Output
Any	0	Х	х	z	Z	Z	, Z ·	Z	Z	Z	Z	Z	Z	Z	Z	z	z

^{1 =} High

U = Low


Z = High Impedance

X = Don't Care


timing diagrams

The following timing diagrams are shown for the MM5863 connected in the auto-cycle mode.


Positive Input




Negative Input





Serial Output



timing diagrams (Continued)









block diagram

Digital Control Integrated Circuit







Analog to Digital (A/D) Converters

DIGITAL VOLTMETERS AND THE MM5330 INTRODUCTION

The first of what could be called the modern digital voltmeter began to appear in the early sixties. Prior to that time a few laboratory types were available, but they were plagued by inaccuracy, temperature drifts, and other problems inherent in vacuum tube technology.

One of the first successful, relatively low cost DMVS was a gated voltage-controlled oscillator configuration. The components of this technique consist of a high gain amplifier, a dc-to-frequency converter, and a linear, accurate frequency to-dc-converter developed from the reference voltage, which supplies the summing voltage at the input node. The amplifiers used were of the chopper stabilized type, that is, the error voltage is chopped to from an ac component which is amplified by ac coupled amplifiers then reconverted to dc. The choppers were made with light sensitive resistors, neon bulbs and light pipes.

They were built as the only method possible to avoid the drifts and offsets which were unavoidable in early transistor technology. Obviously the low current op amps so readily available today, are a significant advantange over these old systems.

The gate voltage was developed from the 60 Hz line. A problem which occurs when the gate is asynchronous with the frequency fed to the display counter, is also shown in *Figure 1*. A beat frequency effect is developed between the gate and the dc to frequency converter and produces a cyclic one digit error. These early voltmeters allowed this phenomenon to occur, today cyclic display errors are unacceptable.

A second display characteristic of these early voltmeters, was to use the ripple counters as the display storage, that is, the rippled counts would move through the display until the gate closed and the final value would be displayed. This was done primarily because of the number of discrete devices required to perform counting and latching. With the coming of integrated circuits, displays were improved, latches were employed, and blink-free displays were adopted.


Polarity selection was made by a front panel switch which internally rearranged references and other circuitry.

An example of today's use of the VCO technique is shown in Figure 2. This is a low cost digital thermometer, which, while not a DVM, still employs the basic components of the voltage-controlled oscillator system. These are the high gain amplifiers contained in the LM5700, the dc-to-frequency converter consisting of the transistor source and LM555 timer, and the frequency-to-dc converter consisting of the CMOS inverters and reference voltage. This brings up a characteristic of CMOS most useful in DVM's and other analog-to-digital converters, the ability to switch directly to the supply and ground without offsets. In this case the fixed width negative-going pulses, when filtered, produce a feedback voltage directly proportional to the number of pulses—frequency-to-dc conversion.

The early counter storage display system previously mentioned, is shown in *Figure 3*. Because the best display available was the gaseous tube, no attempt was made to blank displays during the counting period. When the gate closed, the counters had reached a certain count and these counts were displayed.

After the development of the integrated circuit, displays took on a configuration as in *Figure 4*. Between the counters and display, latches were placed to display previous data while new counts were accumulated. The cost and pack count of this scheme made another display technique popular, that of multiplexing.

Briefly, this technique consists of connecting, sequentially, each of the latches to a single decoder driver which drove the display digit which corresponded to that latch. When sequenced at a 50 Hz rate or greater, a flicker-free display results. For this type of display system, TRI-STATE® counter-latches were developed (Figure 5). This technique is still used today in many DVM's.






FIGURE 2. Typical VCO Circuit




FIGURE 3. Early Display Configuration




FIGURE 4. Integrated Circuit Display




FIGURE 5. Multiplexed Display

While multiplexing cuts display costs considerably, the series connection of counters required to accumulate the counts proportional to voltage, could not be multiplexed to do the very nature of VCO or dual slope voltmeter schemes.

The recirculating remainder circuitry to be discussed next is unique in that the data is both derived and displayed on multiplexed, that is sequential digit basis (as seen in *Figure 6*.)


The technique used in the recirculating remainder circuit is to subtract digit valued voltage steps from the input voltage, until ten times the difference between these two voltages is less than ten times the digit valued steps. The number of voltage steps required is the display data and the ten times the difference voltage becomes the new voltage input for the next digit conversion. An example is shown in *Figure 7*.


An analog input of 6.903V is applied to the $[\{V_{IN}^{-}V_{STEP}\} \times 10]$ amplifier. The $\div 12$ and decade counters are clocked simultaneously until a (difference \times 10) less than V_{REF} is detected by the comparator. At this time, the decade counter stops counting. In this example, the decade counter ceases counting on a six during the digit one period, thus a six is latched in the display. When the digit period ends, both counters are reset and the (difference \times 10) voltage is recirculated via the CMOS switch and sample and hold capacitor to become the digit two input voltage (9.03V). The process is then

repeated for the next digit. At a repetition rate of 50 Hz or greater, this produces a flicker-free, blink-free display. As such the recirculating remainder system has but one counter, one latch, and one decoder driver for as many digits as are desired. Once again CMOS is used for its capability to swing directly to the supply rail and controls the R-2R ladder directly from the reference voltage.

Some disadvantages of the system are the difficulties in reading voltages of both polarities and an unusual sort of error characteristic when slight ladder or reference drifts occur. While both VCO and dual slope techniques have gradual slope or linearity errors, the recirculating remainder errors are step-like in response to gradual input voltage changes. Lastly, the update rate is fixed by display flicker requirements and thus measurements of noisy voltages cause an annoying inability to read the last digits. It was however, an accurate low-cost technique used successfully in pre-LSI digital voltmeters.

The most widely used system for analog-to-digital conversion is the dual slope circuit. The basic dual slope system appears in *Figure 8*. Assuming the integrator output at zero when V_x is applied, the integrator begins to ramp with an output voltage $V = I_x \ t/C$ where $I_x = -V_x/R$. Simultaneously with the beginning of this ramping, counts from an oscillator are fed into the display counters. At some fixed time, usually counter overflow, V_x would be disconnected and the reference voltage connected to the resistor. The integrator now ramps at $V = I_{REF} \ t/C$ where $I_{REF} = V_{REF}/R$.








FIGURE 8, Basic Dual Slope

When the integrator crosses the comparator threshold, the counters are latched to the number of counts accumulated from T to $T_{\rm x}$. Clearly the voltage at $T_{\rm REF}$ was $I_{\rm x}$ $T_{\rm REF}/C$ and the voltage integrated from $T_{\rm REF}$ to $T_{\rm x}$ was $-I_{\rm REF}$ $T_{\rm x}/C$ and these two voltages are equal. Therefore,

$$\frac{I_x T_{REF}}{C} = \frac{-I_{REF} T_x}{C} \text{ or }$$

Thus, the number of counts accumulated in the display from $T_{\rm REF}$ to $T_{\rm x}$ is proportional to the unknown voltage. Thus, the basic dual slope system has no gate, and requires stability of the R, C and count frequency only over one conversion period.

The technique for insuring that the ramp begins at zero on each conversion cycle, is to short the capacitor with a switch after each conversion is made. This, of course, forces the integrator output to zero until the next conversion period begins. It is also necessary to start each conversion cycle synchronously with the counter input frequency, or cyclic display errors like that of the gated VCO will appear in the display.

To measure both polarities in conventional dual slope systems, $V_{\rm REF}$ must change in polarity. A problem which can occur is that bias currents which will add to the slope in one polarity, will subtract from the slope in the other. The usual solution, is to use op amps of very low input bias current. Also offset voltages in either the op amps or comparator can cause significant error unless carefully controlled.

Hence, while conventional dual slope has many advantages, its use requires considerable care in op amp, and comparator selection. Also, the measurement of either polarity requires two reference voltages which are, in accurate systems, quite expensive.

The MM5330 is the display and control for a modified dual slope system. It contains, as shown in *Figure 9*, the counters and latches, together with a multiplexing system to provide four digits of display with one decoder driver. It also provides a sign digit, either plus or minus, and a ten-thousand counts digit for a full display of ±19999. By eliminating the right-most digits it may also be used as a 2 1/2 or 3 1/2 digit DVM chip.

The basic modified dual slope system for which the MM5330 is designed, is shown in Figure 10. The integrator is now used in a non-inverting mode and is biased to integrate negatively for all voltages below $V_{\rm MAX}$. Thus, if the maximum positive voltage at $V_{\rm IN}$ is 1.9999V, the $V_{\rm MAX}$ would be set at 2.2000V. In this way, all voltages measured are below $V_{\rm MAX}$. This eliminates the need for reference switching and makes the system automatic polarity, with no additional components. Also, it can be shown that the amplifier input bias currents which cause the aforementioned errors in conventional dual slope systems, are eliminated by merely zeroing the display. Thus, low bias current op amps are not necessarily required unless a high input impedance is desired at $V_{\rm IN}$.

Secondly, the use of a conventional op amp for a comparator, allows zeroing of all voltage offsets in both the op amp and comparator. This is achieved by zeroing the voltage on the capacitor through the use of the comparator as part of a negative feedback loop. During the zeroing period, the non-inverting input of the integrator is at $V_{\rm REF}$. As this voltage is within the active common-mode range of the integrator the loop will respond by placing the integrator and comparator in the active region. The voltage on the capacitor is no longer equal to zero, but rather to a voltage which is the sum of both the op amp and comparator offset voltages. Because of the intrinsic nature of an integrator, this constant voltage remains throughout the integrating cycle and serves to eliminate even large offset voltages.




FIGURE 9. Block Diagram MM5330




FIGURE 10. Modified Dual Slope

The waveforms at the output of the integrator are as shown. The voltage at A is the comparator threshold just discussed. Simultaneously, with the opening of switch A, $V_{\rm IN}$ is connected to the input of the integrator via switch B. The output then slews to $V_{\rm IN}$. Integration then begins for the reference period, after which time, the reference voltage is again applied to the input. The output again slews the difference between $V_{\rm REF}$ and $V_{\rm IN}$ then integrates for the unknown period until the comparator threshold is crossed. At this point, the accumulated counts are transferred from the counters to the latches and zeroing begins until the next conversion interval.

It may be obvious, however, that while we have eliminated several of the basic dual slope circuits disadvantages, we have created another—the number of counts are no longer proportional to $V_{\rm IN}$ but rather to $(V_{\rm MAX} - V_{\rm IN})$. In fact, when we short $V_{\rm IN}$ to ground we are actually measuring our own 2.2000V $V_{\rm MAX}$.

What is done in the MM5330 is to code convert the number of counts as shown in Figure 11. This chart shows a code conversion starting at the time of a reset. The first 18,000 counts are the reference period after which time the integrator changes slope. If a comparator crossing is detected within the next 2000 counts, a plus overrange condition will occur at the display. This condition results in a lit plus sign, a lit one and four blanked right-most digits. A transfer at 20,000, however, will create a reading of +1.9999, at 20,001 a reading of 19,998 and so on, until at 40,000 a reading of +0000 would be displayed. A transfer occuring at 40,001 would cause a -0001 display and so on until 60,000 counts were entered at which time a -1 with four blanked zeros would be displayed indicating a minus overrange condition.


A typical circuit for a low cost 4 1/2 digit circuit is shown in *Figure 12*. The display interface used is a TTL, seven-segment decoder driver and four PNP transistors. The ±1 digit is driven directly by CMOS. The clock-synchronous reset and transfer functions prevent any cyclic digit variations and present a blink-free flicker-free display. CMOS analog switches are used as reference, zero, and input switches and used also in a comparator slew rate circuit.

A problem with all dual slope systems occurs when short integrating times and high clock frequencies are used. Because of the very slow rise time of the ramp into the comparator, the output of the comparator will normally ramp at approximately 1/10 of its actual slew rate. Thus a significant number of extra counts are displayed due to the slow rate of rise of the comparator. A technique to improve this consists of capacitor $\mathbf{C_S}$ and analog switch section four. An unstable positive loop is created by this capacitor when the comparator comes out of saturation. This causes the output to rise at its slew rate to the comparator threshold. As soon as this threshold is reached the analog switch opens and zeroing is initiated as previously discussed.

The rapid improvement in display and LSI technology has allowed considerable improvement in digital voltmeters. The modified dual slope technique together with the simplified display interface of the MM5330 are felt to be a much improved technique when compared to circuits of just a short time ago. While DVM chips do not by themselves solve all inherent problems, their careful use allows low cost, high accuracy units, with excellent display characteristics.

COUNTS AFTER RESET	DISPLAY
0	i v
•	+1
18,000	
19,999	+ 1
20,000 20,001	+19999 +19998
40,000	+ 0000
40,001	- 0001
59,999 60,000	-19999 -1

FIGURE 11. Code Conversion Table MM5330





Analog to Digital (A/D) Converters

SPECIFYING A/D AND D/A CONVERTERS

The specification or selection of analog-to-digital (A/D) or digital-to-analog (D/A) converters can be a chancey thing unless the specifications are understood by the person making the selection. Of course, you know you want an accurate converter of specific resolution; but how do you insure that you get what you want? For example, 12 switches, 12 arbitrarily valued resistors, and a reference will produce a 12-bit DAC exhibiting 12' quantum steps of output voltage. In all probability, the user wants something better than the expected performance of such a DAC. Specifying a 12-bit DAC or an ADC must be made with a full understanding of accuracy, linearity, differential linearity, monotonicity, scale, gain, offset, and hysteresis errors.

This note explains the meanings of and the relationships between the various specifications encountered in A/D and D/A converter descriptions. It is intended that the meanings be presented in the simplest and clearest practical terms. Included are transfer curves showing the several types of errors discussed. Timing and control signals and several binary codes are described as they relate to A/D and D/A converters.

MEANING OF PERFORMANCE SPECS

Resolution describes the smallest standard incremental change in output voltage of a DAC or the amount of input voltage change required to increment the output of an ADC between one code change and the next adjacent code change. A converter with n switches can resolve 1 part in 2ⁿ. The least significant increment is then 2⁻ⁿ, or one least significant bit (LSB). In contrast, the most significant bit (MSB) carries a weight of 2-1. Resolution applies to DACs and ADCs, and may be expressed in percent of full scale or in binary bits. For example, an ADC with 12-bit resolution could resolve 1 part in 212 (1 part in 4096) or 0.0245% of full scale. A converter with 10V full scale could resolve a 2.45mV input change. Likewise, a 12-bit DAC would exhibit an output voltage change of 0.0245% of full scale when the binary input code is incremented one binary bit (1 LSB). Resolution is a design parameter rather than a performance specification; it says nothing about accuracy or linearity.

Accuracy is sometimes considered to be a non-specific term when applied to D/A or A/D converters. A linearity spec is generally considered as more descriptive. An accuracy specification describes the worst case deviation of the DAC output voltage from a straight line drawn between zero and full scale; it includes all errors. A 12-bit DAC could not have a conversion accuracy better than ±½ LSB or ±1 part in 21½+1 (±0.0122% of full scale due to finite resolution). This would be the case in figure 1 if there were no errors. Actually, ±0.0122% FS represents a deviation from 100% accuracy; therefore accuracy should be specified as 99.9878%. However, convention would dictate 0.0122% as being an accuracy spec rather than an inaccuracy (tolerance or error) spec.

Accuracy as applied to an ADC would describe the difference between the actual input voltage and the full-scale weighted equivalent of the binary output code; included are quantizing and all other errors. If a 12-bit ADC is stated to be ± 1 LSB accurate, this is equivalent to $\pm 0.0245\%$ or twice the minimum possible quantizing error of 0.0122%. An accuracy spec describes the maximum sum of all errors including quantizing error, but is rarely provided on data sheets as the several errors are listed separately.




FIGURE 1. Linear DAC Transfer Curve Showing Minimum Resolution Error and Best Possible Accuracy

Quantizing Error is the maximum deviation from a straight line transfer function of a perfect ADC. As, by its very nature, an ADC quantizes the analog input into a finite number of output codes, only an infinite resolution ADC would exhibit zero quantizing error. A perfect ADC, suitably offset ½ LSB at zero scale as shown in figure 2, exhibits only $\pm \%$ LSB maximum output error. If not offset, the error will be ∓ 0 LSB as shown in figure 3. For example, a perfect 12-bit ADC will show a $\pm \%$ LSB error of $\pm 0.0122\%$ while the quantizing error of an 8-bit ADC is $\pm \%$ part in 28 or $\pm 0.195\%$ of full scale. Quantizing error is not strictly applicable to a DAC; the equivalent effect is more properly a resolution error.




FIGURE 2. ADC Transfer Curve, ½ LSB Offset at Zero




FIGURE 3. ADC Transfer Curve, No Offset

Scale Error (full scale error) is the departure from design output voltage of a DAC for a given input code, usually full-scale code. (See figure 4.) In an ADC it is the departure of actual input voltage from design input voltage for a full-scale output code. Scale errors can be caused by errors in reference voltage, ladder resistor values, or amplifier gain, et. al. (See Temperature Coefficient.) Scale errors may be corrected by adjusting output amplifier gain or reference voltage. If the transfer curve resembles that of figure 7, a scale adjustment at ¾ scale could improve the overall ± accuracy compared to an adjustment at full scale.




FIGURE 4. Linear, 1 LSB Scale Error

Gain Error is essentially the same as scale error for an ADC. In the case of a DAC with current and voltage mode outputs, the current output could be to scale while the voltage output could exhibit a gain error. The amplifier feedback resistors would be trimmed to correct the gain error.

Offset Error (zero error) is the output voltage of a DAC with zero code input, or it is the required mean value of input voltage of an ADC to set zero code out. (See figure 5.) Offset error is usually caused by amplifier or comparator input offset voltage or current; it can usually be trimmed to zero with an offset zero adjust potentiometer external to the DAC or ADC. Offset error may be expressed in % FS or in fractional LSB.




FIGURE 5. Linear, ½ LSB Offset Error

Hysteresis Error in an ADC causes the voltage at which a code transition occurs to be dependent upon the direction from which the transition is approached. This is usually caused by hysteresis in the comparator inside an ADC. Excessive hysteresis may be reduced by design; however, some slight hysteresis is inevitable and may be objectionable in converters if hysteresis approaches ½ LSB.

Linearity, or, more accurately, non-linearity specifications describe the departure from a linear transfer curve for either an ADC or a DAC. Linearity error does not include quantizing, zero, or scale errors. Thus, a specification of $\pm \frac{1}{2}$ LSB linearity implies error in addition to the inherent $\pm \frac{1}{2}$ LSB quantizing or resolution error. In reference to figure 2, showing no errors other than quantizing error, a linearity error allows for one or more of the steps being greater or less than the ideal shown.

Figure 6 shows a 3-bit DAC transfer curve with no more than $\pm\%$ LSB non-linearity, yet one step shown is of zero amplitude. This is within the specification, as the maximum deviation from the ideal straight line is ±1 LSB (1/2 LSB resolution error plus 1/2 LSB non-linearity). With any linearity error, there is a differential non-linearity (see below). A ±1/2 LSB linearity spec guarantees monotonicity (see below) and ≤ ±1 LSB differential nonlinearity (see below). In the example of figure 6, the code transition from 100 to 101 is the worst possible non-linearity, being the transition from 1 LSB high at code 100 to 1 LSB low at 110. Any fractional nonlinearity beyond ±1/2 LSB will allow for a non-monotonic transfer curve. Figure 7 shows a typical non-linear curve; non-linearity is 11/4 LSB yet the curve is smooth and monotonic.




FIGURE 6. ±½ LSB Non-Linearity (Implies 1 LSB Possible Error), 1 LSB Differential Non-Linearity (Implies Monotonicity)




FIGURE 7. 1% LSB Non-Linear, ½ LSB Differential Non-Linearity

Linearity specs refer to either ADCs or to DACs, and do not include quantizing, gain, offset, or scale errors. Linearity errors are of prime importance along with differential linearity in either ADC or DAC specs, as all other errors (except quantizing, and temperature and long-term drifts) may be adjusted to zero. Linearity errors may be expressed in % FS or fractional LSB.

Differential Non-Linearity indicates the difference between actual analog voltage change and the ideal (1 LSB) voltage change at any code change of a DAC. For example, a DAC with a 1.5 LSB step at a code change would be said to exhibit ½ LSB differential non-linearity (see figures 6 and 7). Differential non-linearity may be expressed in fractional bits or in % FS.

Differential linearity specs are just as important as linearity specs because the apparent quality of a converter curve can be significantly affected by differential nonlinearity even though the linearity spec is good. Figure 6 shows a curve with a $\pm \frac{1}{2}$ LSB linearity and ± 1 LSB differential non-linearity while figure 7 shows a curve with +1% LSB linearity and ±1/2 LSB differential nonlinearity. In many user applications, the curve of figure 7 would be preferred over that of figure 6 because the curve is smoother. The differential non-linearity spec describes the smoothness of a curve; therefore it is of great importance to the user. A gross example of differential non-linearity is shown in figure 8 where the linearity spec is ±1 LSB and the differential linearity spec is ±2 LSB. The effect is to allow a transfer curve with grossly degraded resolution; the normal 8-step curve is reduced to 3 steps in figure 8. Similarly, a 16-step curve (4-bit converter) with only 2 LSB differential nonlinearity could be reduced to 6 steps (a 2.6-bit converter?). The real message is, "Beware of the specs." Do not ignore or omit differential linearity characteristics on a converter unless the linearity spec is tight enough to guarantee the desired differential linearity. As this characteristic is impractical to measure on a production basis, it is rarely, if ever, specified, and linearity is the primary specified parameter. Differential non-linearity can always be as much as twice the non-linearity, but no more.




FIGURE 8. ±1 LSB Linear, ±2 LSB Differential Non-Linear

Monotonicity. A monotonic curve has no change in sign of the slope; thus all incremental elements of a monotonically increasing curve will have positive or zero, but never negative slope. The converse is true for decreasing curves. The transfer curve of a monotonic DAC will contain steps of only positive or zero height, and no negative steps. Thus a smooth line connecting all output voltage points will contain no peaks or dips. The transfer function of a monotonic ADC will provide no decreasing output code for increasing input voltage.

Figure 9 shows a non-monotonic DAC transfer curve. For the curve to be non-monotonic, the linearity error must exceed $\pm \%$ LSB no matter by how little. The greater the linearity error, the more significant the negative step might be. A non-monotonic curve may not be a special disadvantage in some systems; however, it is a disaster in closed-loop servo systems of any type (including a DAC-controlled ADC). A $\pm \%$ LSB maximum linearity spec on an n-bit converter guarantees monotonicity to n bits. A converter exhibiting more than $\pm \%$ LSB non-linearity may be monotonic, but is not necessarily monotonic. For example, a 12-bit DAC with $\pm \%$ bit linearity to 10 bits (not $\pm \%$ LSB) will be monotonic at 10 bits but may or may not be monotonic at 12 bits unless tested and guaranteed to be 12-bit monotonic.





FIGURE 9. Non-Monotonic (Must be > ±1/2 LSB Non-Linear)


Settling Time is the elapsed time after a code transition for DAC output to reach final value within specified limits, usually ±½ LSB. (See also Conversion Rate below.) Settling time is often listed along with a slew rate specification; if so, it may not include slew time. If no slew rate spec is included, the settling time spec must be expected to include slew time. Settling time is usually summed with slew time to obtain total elapsed time for the output to settle to final value. Figure 10 delineates that part of the total elapsed time which is considered to be slew and that part which is settling time. It is apparent from this figure that the total time is greater for a major than for a minor code change due to amplifier slew limitations, but settling time may also be different depending upon amplifier overload recovery characteristics.

Slew Rate is an inherent limitation of the output amplifier in a DAC which limits the rate of change of output voltage after code transitions. Slew rate is usually anywhere from 0.2 to several hundred volts/ μ s. Delay in reaching final value of DAC output voltage is the sum of slew time and settling time as shown in figure 10.

Overshoot and Glitches occur whenever a code transition occurs in a DAC. There are two causes. The current output of a DAC contains switching glitches due to possible asynchronous switching of the bit currents (expected to be worst at half-scale transition when all



(a) Full-Scale Step



(b) 1 LSB Step

FIGURE 10. DAC Slew and Settling Time

bits are switched). These glitches are normally of extremely short duration but could be of ½ scale amplitude. The current switching glitches are generally somewhat attenuated at the voltage output of the DAC because the output amplifier is unable to slew at a very high rate; they are, however, partially coupled around the amplifier via the amplifier feedback network and seen at the output. The output amplifier introduces overshoot and some non-critically damped ringing which may be minimized but not entirely eliminated except at the expense of slew rate and settling time.

Temperature Coefficient of the various components of a DAC or ADC can produce or increase any of the several errors as the operating temperature varies. Zero scale offset error can change due to the TC of the amplifier and comparator input offset voltages and currents. Scale error can occur due to shifts in the reference, changes in ladder resistance or non-compensating RC product shifts in dual-slope ADCs, changes in beta or reference current in current switches, changes in amplifier bias current, or drift in amplifier gain-set resistors. Linearity and monotonicity of the DAC can be affected by differential temperature drifts of the ladder resistors and switches. Overshoot, settling time, and slew rate can be affected by temperature due to internal change in amplifier gain and bandwidth. In short, every specification except resolution and quantizing error can be affected by temperature changes.

Long-Term Drift, due mainly to resistor and semiconductor aging can affect all those characteristics which temperature change can affect. Characteristics most commonly affected are linearity, monotonicity, scale, and offset. Scale change due to reference aging is usually the most important change.

Supply Rejection relates to the ability of a DAC or ADC to maintain scale, offset, TC, slew rate, and linearity when the supply voltage is varied. The reference must, of course, remain constant unless considering a multiplying DAC. Most affected are current sources (affecting linearity and scale) and amplifiers or comparators (affecting offset and slew rate). Supply rejection is usually specified only as a % FS change at or near full scale at 25°C.

Conversion Rate is the speed at which an ADC or DAC can make repetitive data conversions. It is affected by propagation delay in counting circuits, ladder switches and comparators; ladder RC and amplifier settling times; amplifier and comparator slew rates; and integrating time of dual-slope converters. Conversion rate is specified as a number of conversions per second, or conversion time is specified as a number of microseconds to complete one conversion (including the effects of settling time). Sometimes, conversion rate is specified for less than full resolution, thus showing a misleading (high) rate.

Clock Rate is the minimum or maximum pulse rate at which ADC counters may be driven. There is a fixed relationship between the minimum conversion rate and the clock rate depending upon the converter accuracy and type. All factors which affect conversion rate of an ADC limit the clock rate.

Input Impedance of an ADC describes the load placed on the analog source.

Output Drive Capability describes the digital load driving capability of an ADC or the analog load driving capacity of a DAC; it is usually given as a current level or a voltage output into a given load.

CODES

Several types of DAC input or ADC output codes are in common use. Each has its advantages depending upon the system interfacing the converter. Most codes are binary in form; each is described and compared below.

Natural Binary (or simply Binary) is the usual 2^n code with 2, 4, 8, 16, ..., 2^n progression. An input or output high or "1" is considered a signal, whereas a "0" is considered an absence of signal. This is a positive true binary signal. Zero scale is then all "zeros" while full scale is all "ones."


Complementary Binary (or Inverted Binary) is the negative true binary system. It is identical to the binary code except that all binary bits are inverted. Thus, zero scale is all "ones" while full scale is all "zeros."

Binary Coded Decimal (BCD) is the representation of decimal numbers in binary form. It is useful in ADC systems intended to drive decimal displays. Its advantage over decimal is that only 4 lines are needed to represent 10 digits. The disadvantage of coding DACs or ADCs in BCD is that a full 4 bits could represent 16 digits while only 10 are represented in BCD. The full-scale resolution of a BCD coded system is less than that of a binary


coded system. For example, a 12-bit BCD system has a resolution of only 1 part in 1000 compared to 1 part in 4096 for a binary system. This represents a loss in resolution of over 4:1.

Offset Binary is a natural binary code except that it is offset (usually ½ scale) in order to represent negative and positive values. Maximum negative scale is represented to be all "zeros" while maximum positive scale is represented as all "ones." Zero scale (actually center scale) is then represented as a leading "one" and all remaining "zeros." The comparison with binary is shown in figure 11.

Twos Complement Binary is an alternate and more widely used code to represent negative values. With this code, zero and positive values are represented as in natural binary while all negative values are represented in a twos complement form. That is, the twos complement of a number represents a negative value so that interface to a computer or microprocessor is simplified. The twos complement is formed by complementing each bit and then adding a 1; any overflow is neglected. The decimal number -8 is represented in twos complement as follows: start with binary code of decimal 8 (off scale for ± representation in 4 bits so not a valid code in the ± scale of 4 bits) which is 1000; complement it to 0111; add 0001 to get 1000. The comparison with offset binary is shown in figure 11. Note that the offset binary representation of the ± scale differs from the twos complement representation only in that the MSB is complemented. The conversion from offset binary to twos complement only requires that the MSB be inverted.



(a) Zero to + Full-Scale



(b) ± Full-Scale

FIGURE 11. ADC Codes

Sign Plus Magnitude coding contains polarity information in the MSB (MSB = 1 indicates a negative sign); all other bits represent magnitude only. This code is compared to offset binary and twos complement in figure 11. Note that one code is used up in providing a double code for zero. Sign plus magnitude code is used in certain instrument and audio systems; its advantage is that only one bit need be changed for small scale changes in the vicinity of zero, and plus and minus scales are symmetrical. A DVM might be an example of its use.

CONTROL

Each ADC must accept and/or provide digital control signals telling it and/or the external system what to do and when to do it. Control signals should be compatible with one or more types of logic in common use. Control signal timing must be such that the converter or connected system will accept the signals. Common control signals are listed below.


Start Conversion (SC) is a digital signal to an ADC which initiates a single conversion cycle. Typically, an SC signal must be present at the fall (or rise) of the clock waveform to initiate the cycle. A DAC needs no SC signal; however, such could be provided to gate digital inputs to a DAC.

End of Conversion (EOC) is a digital signal from an ADC which informs the external system that the digital output data is valid. Typically, an EOC output can be connected to an SC input to cause the ADC to operate in continuous conversion mode. In non-continuous conversion systems, the SC signal is a command from the system to the ADC. A DAC does not supply an EOC signal.

Clock signals are required or must be generated within an ADC to control counting or successive approximation registers. The clock controls the conversion speed within the limitations of the ADC, DACs do not require clock signals.

CONCLUSION

Once the user has a working knowledge of DAC or ADC characteristics and specifications, he should be able to select a converter to suit a specific system need. The likelihood of overspecification, and therefore an unnecessarily high cost, is likewise reduced. The user will also be aware that specific parameters, test conditions, test circuits, and even definitions may vary from manufacturer to manufacturer. For practical production reasons, parameters may not be tested in the same manner for all converter types, even those supplied by the same manufacturer. Using information in this note, the user should, however, be able to sort out and understand those specifications (from any manufacturer) pertinent to his needs.





SECTION 6 COMMUNICATIONS/CB RADIO CIRCUITS



Communications/CB Radio Circuits

MM5303 universal fully asynchronous receiver/transmitter general description

The MM5303 is a fully asynchronous receiver/transmitter, fabricated with National's metal-gate, depletion load, PMOS technology. All inputs and outputs are fully TTL compatible, requiring no external resistors or level shifting.

This device is a programmable interface between an asynchronous serial data channel and a parallel data channel. The transmitter section converts parallel data into a serial word which includes: start bit, data, parity bit (if selected), and stop bit(s). The receiver converts a serial word of the same format into a parallel one and automatically checks start bit, parity (if selected), and stop bit(s).

Both transmitter and receiver are doubly buffered; in addition, received data out and status words may be TRI-STATED, facilitating bus configurations.

Status conditions are: transmission complete, Tx buffer register empty, Rx data available, parity error, framing error, and over-run error.

The MM5303 is fully programmable. It can operate full or half duplex, transmitting and receiving simultaneously at different baud rates; word length may be 5, 6, 7 or 8 bits; parity generation/checking may be even, odd or inhibited; the number of stop bits may be either 1 or 2, with 1 1/2 bits when transmitting a 5 bit code.

features


- Low power
- High speed

- Fully externally programmable:
 - Word length
 - Parity mode
 - Number of stop bits
- Fully double buffered eliminating need for precise synchronization
- Full or half duplex operation
- Direct TTL/DTL compatibility
- Automatic data received/transmitted status generation
- TRI-STATE outputs
- Automatic start bit generation/verification
- Internal pull-ups on all inputs

applications

- Peripherals
- Terminals
- Mini computers
- Facsimile transmission
- Modems
- Concentrators
- Asynchronous data multiplexers
- Card and tape readers
- Printers
- Data sets
- Controllers
- Keyboard encoders
- Remote data acquisition systems
- Asynchronous data cassettes

connection diagram



Order Number MM5303N See Package 24

absolute maximum ratings (Note 1)

Voltage at Any Pin

 $V_{SS} - 25V/V_{SS} + 0.3V^*$

Operating Temperature Range

-25°C to +70°C

Storage Temperature Range

-65°C to +150°C 300°C

Lead Temperature (Soldering, 10 seconds)

*Outputs should not have more than $V_{SS}-15V$

dc electrical characteristics

 T_A within operating temperature range, V_{SS} = 5V ±5%, V_{DD} = 0V, V_{GG} = -12V ±5% unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IH}	High Input Voltage Levels	(Note 3)	V _{SS} -1.5		V _{SS} +0.3	V
V _{IL}	Low Input Voltage Levels		V _{DD}		0.8	V
V _{OH}	High Output Voltage Levels	I _{OH} = -100μA	2.4			V
V _{OL}	Low Output Voltage Levels	I _{OL} = 1.6 mA			0.4	V
I _{IH}	High Level Input Current Levels	$V_{IN} = V_{SS}$. 10	μΑ
l _{IL}	Low Level Input Current Levels	V _{IN} = 0.4V, V _{SS} = 5.25V			1.6	mA
I _{OL}	Output Leakage Current Level	$\overline{SWE} = \overline{RDE} = V_{IH},$ $0 \le V_{OUT} \le 5V$			-1	μΑ
los	Output Short Circuit Current Level	V _{OUT} = 0V, (Note 4)			25	mĄ
CIN	Input Capacitance All Inputs	(Note 2) V _{1N} = V _{SS} , f = 1 MHz		5	10	pF
C _{OUT}	Output Capacitance All Outputs	SWE = RDE = V _{IH} , f = 1 MHz		10	20	pΕ
ss	Power Supply Current	All Inputs at V _{SS}		13	25	mA
l _{GG}	Power Supply Current	All Inputs at V _{SS}	1	6	15	mA

ac electrical characteristics at 25°C

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Clock Frequency	RCP, TCP	dc		500	kHz
tpw	Pulse Width				i.	
	Clock	RCP, TCP	1	ľ		μs
	Master Reset	MR	5		İ	μs
	Control Strobe	cs	1	[·		μs
	Tx Data Strobe	TDS	300			ns
	Rx Data Available Reset	RDAR, (Note 5)	200			ns
t_{C}	Coincidence Time	TDS	300			ns
		CS	1			μs
t _{SET}	Input Set-Up Time	TD1-TD8	0			ns
		NPB, NSB, NDB, POE	0			ns
tHOLD	Input Hold Time	TD1-TD8	300	,		ns
		NPB, NSB, NDB, POE	0		-1	ns .
t _{pd0}	Output Propagation Delay to Low State	RDE, SWE Enable to Outputs Low			500	ns
t _{pd1}	Output Propagation Delay to High State	RDE, SWE Enable to Outputs High			500	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Positive true logic notation is used:


Logic "1" = most positive voltage level Logic "0" = most negative voltage level

Note 4: Only one output should be shorted at a time.

Note 5: Refer to Receiver Timing diagram for detail.


functional block diagrams






flow charts





Receiving Sequence



Note 1: Control Strobe should be made only at the beginning of transmission and remain inactive during transmission. It may be tied high if no change is necessary.

Note 2: The line must stay low for 8 RCP pulses to be verified.

Note 3: RDAR ← 0 will cause RDA ← 0, refer to receiver timing for detail.


pin functions

PIN NO.	SYMBOL	NAME	FUNCTION
1	V _{SS}	Power Supply	+5V supply
2	V _{GG}	Power Supply	-12V supply
3	V _{DD}	Ground	Ground
4	RDE	Received Data Enable	A low-level input enables the outputs (RD8-RD1) of the receiver buffer register.
5–12	RD8-RD1	Receiver Data Outputs	These are the 8 TRI-STATE data outputs enabled by RDE. Unused data output lines, as selected by NDB1 and NDB2, have a low-level output, and received characters are right justified, i.e., the LSB always appears on the RD1 output.
13	RPE	Receiver Parity Error Output	This TRI-STATE output (enabled by SWE) is at a high-level if the received character parity bit does not agree with the selected parity.
14	RFE	Receiver Framing Error Output	This TRI-STATE output (enabled by SWE) is at a high-level if the received character has no valid stop bit.
- 15 	ROR	Receiver Over Run Output	This TRI-STATE output (enabled by SWE) is at a high-level if the previously received character is not read (RDA output not reset) before the present character is transferred into the receiver buffer register.
16	SWE	Status Word Enable Input	A low-level input enables the outputs (RPE, RFE, ROR, RDA, and TBMT) of the status word buffer register.
17	RCP	Receiver Clock	This input is a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	RDAR	Receiver Data Available Reset Input	A low-level input resets the RDA output to a low-level.
19	RDA	Receiver Data Available Output	This TRI-STATE output (enabled by SWE) is at a high-level when an entire character has been received and transferred into the receiver buffer register.
20	RSI	Receiver Serial Input	This input accepts the serial bit input stream. A high-level (mark) to low-level (space) transition is required to initiate data reception.
21	MR	Master Reset	This input should be pulsed to a high-level after power turn-on. This sets TSO, TEOC, and TBMT to a high-level and resets RDA, RPE, RFE and ROR to a low-level.
22	TBMT	Transmitter Buffer Empty Output	This TRI-STATE output (enabled by SWE) is at a high-level when the transmitter buffer register is empty and may be loaded with new data.
23	TDS	Transmitter Data Strobe Input	A low-level input strobe enters the data bits into the transmitter buffer register.
24	TEOC	Transmitter End of Character Output	This output appears as a high-level each time a full character is transmitted. It remains at this level until the start of transmission of the next character or for one full TCP period in the case of continuous transmission.
25	TSO	Transmitter Serial Output	This output serially provides the entire transmitted character. TSO remains at a high-level when no data is being transmitted.
26-33	TD1-TD8	Transmitter Data Inputs	There are 8 data input lines (strobed by TDS) available. Unused data input lines, as selected by NDB1 and NDB2, may be in either logic state. The LSB should always be placed on TD1.
34	CS	Control Strobe Input	A high-level input enters the control bits (NDB1, NDB2, NSB, POE and NPB) into the control bits holding register. This line may be strobed or hard wired to a high-level.
35	NPB	No Parity Bit	A high-level input eliminates the parity bit from being transmitted; the stop bit(s) immediately follow the last data bit. In addition, the receiver requires the stop bit(s) to follow immediately after the last data bit. Also, the RPE output is forced to a low-level. See pin 39, POE.
36	NSB	Number of Stop Bits	This input selects the number of stop bits, 1, 1 1/2, or 2 to be transmitted. A low-level input selects 1 stop bit; a high-level input selects 2 stop bits, except when 5-bit data is selected, then 1 1/2 stop bits will occur.

pin functions (con't)

PIN NO.	SYMBOL	NAME			FUNCTION	
37–38	NDB2, NDB1	Number of Data Bits/ Character.			iternally decoded to select either oter as per the following truth tal	
			NDB2	NDB1	data bits/character	
			L,	L	5	
			L	Н	6	
			H ·	L	7	
			Н	Н	8	
39	POE	Odd/Even Parity Select	input, de	termines the	is input, in conjunction with the e parity mode for both the receiv e following truth table:	
-			NPB	POE	MODE	
			L L H	L H X	odd parity even parity no parity X = don't care	
40	TCP	Transmitter Clock		it is a clock ansmitter b	whose frequency is 16 times (16	X) the

timing diagrams




1 RCP MIN


Upon data transmission initiation, or when not transmitting at 100% line utilization, the start bit will be placed on the TSO line at the high to low transition of the TCP clock following the trailing edge of $\overline{\text{TDS}}.$

RDAR may go low any time after the RDA comes up but must stay low for at least 200 ns after the first clock pulse period. RDAR may be hard wired low, in which case RDA will go high and remain high for the duration of the positive clock pulse.


200 ns MIN

timing diagrams (con't)





Note: Waveform drawings not to scale for clarity.



If the RSI line remains spacing for 1/2 a bit time, a genuine start bit is verified. Should the line return to a marking condition prior to 1/2 a bit time, the start bit verification process begins again.



Communications/CB Radio Circuits

MM5393 push button telephone dialer


general description

The MM5393 is a monolithic metal gate CMOS integrated circuit which provides all logic required to convert a push button input to a series of pulses suitable for simulating a telephone dial. Storage is provided for 21 digits, therefore, the information is retained after the call is completed and the number is available for redial. Entering a new number simply overrides the previous one. An interdigital pause can be externally selected as either 415 ms or 830 ms. A muting output is supplied to mute receiver noise during outpulsing, and a 600 Hz tone is activated every time a key is depressed.

features


- 21-digit storage
- Selectable interdigital pause
- Redial of last number
- 600 Hz tone
- Line powered operation

connection diagram



Order Number MM5393N See Package 20

block diagram



absolute maximum ratings

Voltage at Any Pin $V_{SS} = 0.3V \text{ to V}_{DD} + 0.3V$ Operating Temperature Range $-30^{\circ}\text{C to } +65^{\circ}\text{C}$ Storage Temperature Range $-40^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{DD} = V_{SS}$ 6V max Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics T_A within operating temperature range, V_{SS} = Gnd, $2V \le V_{DD} \le 5.5V$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Levels					
Logical "1"		V _{DD} -0.25		VDD	V
Logical "0"		VSS		V _{SS} +0.25	V
Output Current Levels					
Dial Pulse		1			
Logical "1"	$V_{DD} = 3V$, $V_{OUT} = V_{DD} - 0.5$	150			μΑ
Logical "0"	V _{DD} = 3V, V _{OUT} = V _{SS} + 0.5	150			μΑ
Mute		1.			
Logical "1"	$V_{DD} = 3V, V_{OUT} = V_{DD} - 0.5$	100			μΑ
Logical "0"	V _{DD} = 3V, V _{OUT} = V _{SS} + 0.5	100			μΑ
Tone					
Logical "1"	$V_{DD} = 3V, V_{OUT} = V_{DD} - 0.5$	10		1	μΑ
Logical "0"	$V_{DD} = 3V, V_{OUT} = V_{SS} + 0.5$	10			μΑ
01, 02, 03				i i	
Logical "1"	$V_{DD} = 3V$, $V_{OUT} = V_{DD} - 0.5$	20		'	μΑ
Logical "0"	V _{DD} = 3V, V _{OUT} = V _{SS} + 0.5	150			μΑ

functional description

The time base for the MM5393 is an RC controlled oscillator nominally tuned to 20 kHz. This is successively divided to provide timing signals for the various counters. The keyboard inputs, K1-K4 in conjunction with the scan counter outputs, 01-03, indicate the presence of a particular key depression. If only one key is detected for 5 ms, the decoded key will be loaded into the RAM. The push button inputs are accepted at an asynchronous rate, loaded into a first-in-first-out memory, and outpulsing of the correct number of pulses begins immediately after the first digit is entered. After the first digit has been completed, outpulsing will cease unless another key has been entered. This allows use in a PBX system to ensure receipt of a dial tone before entering the remainder of the number. If the call was not successful, it can be redialed at a later time by pressing the redial key (#). If an access code is required as in a PBX system, it can be entered, the dial tone can be established, then the redial key can be pushed. Only one key can be entered before pushing the redial key because after the second key entry, the memory is erased. A block diagram of the MM5393 is shown in Figure 1.

KEYPAD DATA INPUTS


Keypad closures cause the connection of 2 of 7 switch contacts arranged as a matrix (shown in *Figure 2*). Key closures are protected from contact bounce for 5 ms.

IMPULSING MARK-TO-SPACE RATIO

The mark-to-space ratio is 1.6:1 (61.5% to 38.5%).

IMPULSING OUTPUT

The number of pulses will correspond to the input digit. For example, key 5 will generate 5 pulses. The outpulsing rate is 10 Hz, and it can be varied by adjusting the frequency of the oscillator. Because it is intended to drive a transistor buffer, the outpulsing data is inverted. Digits are separated by an interdigital pause which is pin programmable for either 415 ms or 830 ms.



6

N

Communications/CB Radio Circuits

MM5395 TOUCH TONE® generator

general description

The MM5395 is an integrated circuit that can provide all tone frequency pairs required for the TOUCH TONE® telephone dialing system. The output frequencies are generated by programmably dividing the frequency of the on-chip crystal-controlled oscillator; thus, accurate output frequencies can be obtained without tuning. The only external component needed for the oscillator is an inexpensive 3.579545 MHz crystal.

The device has four row and four column inputs. Inputs to the device can either be in a 2-out-of-8 code format from a keyboard, or by BCD signals to the row inputs.

The device is fabricated using our low voltage CMOS process so that it may be powered directly from the telephone line.

The MM5395 is designed to be used in a wide variety of tone signaling and data transmission applications.

features

- 3V to 5V supply
- On-chip 3.579545 MHz crystal-controlled oscillator
- Interface with standard telephone keypad

- Interface with single contact low-cost keypad option
- Multi-key lockout with single tone capability
- On-chip high band and low band tone generators and mixer
- High band pre-emphasis
- Low harmonic distortion
- Accurate tone frequencies
- Open emitter, emitter follower output
- Mute switch output
- Can be powered directly from the telephone line

functional description

The functional block diagram of MM5395 is shown in Figure 1. The device can be operated in Keypad Interface Mode or Signal Interface Mode (BCD into row input) depending on the logical level at "Control" input. In either mode, the MM5395 will digitally synthesize the high and/or low band sine waves when valid signals are applied to row or column inputs. The sum of the two sine waves is then provided at the "Tone Output." The base of the output NPN transistor is brought out ("FILTER") for easy filtering. Operational functional features are summarized in tables.

block diagram




FIGURE 1

absolute maximum ratings

Voltage at Any Pin $V_{SS} - 0.3V \text{ to } V_{DD} + 0.3V$ Operating Temperature Range $-40^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ $V_{DD} - V_{SS} \qquad \qquad 6V$ Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics

 T_{A} within operating temperature, $3V \leq V_{DD} - V_{SS} \leq 5V$, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Pull-Up Resistor @ Column Inputs	VIN = VSS	100		400	kΩ
Input Pull-Down Resistor @ "Xmit"	$V_{IN} = V_{DD}$	100		400	kΩ
Internal Resistor @ Row Inputs					
To V _{DD} (Option A)	VIN = VSS	100		400	kΩ
To VSS (Option B)	$V_{IN} = V_{DD}$	100		400	kΩ
Input Voltage Levels					
Logical "1"		V _{DD} -0.25		V_{DD}	V
Logical ''0''		V _{SS}		V _{SS} +0.25	V
Output Voltage Swings @ "TONE	$V_{DD} - V_{SS} = 3.0V$,				# #
OUTPUT"	$R_L > 500\Omega$				
Low Band Only			820		mVp-p
High Band Only			1000		mVp-p
Harmonic Distortion	$R_L \geq 500\Omega$,			-20	dB
	No External Filtering			-	
Tone Frequency Deviation				1.0	%
Operating Frequency			3.579545		MHz
Key-Down Debounce Time			7	11.35	ms
Key-Up Debounce Time		,	4	7.15	ms
Power Dissipation	$V_{DD} - V_{SS} = 6V$			30	mV
	$R_L = 500\Omega$				
Output Current Level @ "MUTE"	$V_{DD} - V_{SS} = 3.0V$				
Logical "1"	V _{OUT} = V _{DD} - 0.2V	20			μ A
Logical ''0''	V _{OUT} = V _{SS} + 0.5V	2.0			m.A

functional description (Continued)

TABLE I. Interface Mode Control

CONTROL	XMIT	INTERFACE MODE			
0	Open	Keypad			
1	0	ldle `	BCD Signal		
1	1	Send tones e.g. MM5393			

functional description (Continued)

TABLE II. Keypad Interface
(a). Functional Truth Table

ROW	COLUMN	LOW BAND	HIGH BAND
None	None .	DC	DC
One ·	One.	f∟	fH
None	One	DC	fH
One	None	f∟	DC
Two or more	None	DC	DC
Two or more	One	DC	fH
None	Two or more	DC	DC
One	Two or more	f∟	DC

(b). Output Frequencies

INPUTS	DESIRED FREQUENCIES f _L (Hz) f _H (Hz)		ACTUAL FREQUENCY (Hz)	PERCENT DEVIATION
R1	697		699.1	0.306
R2	770	_	766.2	-0.497
R3	852		847.4	-0.536
R4	941		948.0	0.741
C1	- '	1209	1215.9	0.569
C2		1336	1331.7	-0.324
C3	-	1477	1471.9	-0.35
C4	_	1633	1645.0	0.736


TABLE III. Functional Truth Table for Signal Interface

XMIT	C1	C2	R1	R2	R3	R4		DUENCIES ERATED f _H (Hz)	
0	X	X	X	×	X	X	DC	DC	
				1			941	1336	
1	Open	Open	0	0	0	0	1		
1	Open	Open	0	0	0	1	697	1209	
1.	Open	Open	0	0	. 1	0	697	1336	
1	Open	Open	0	0	1	1	697	1477	
1	Open	Open	0	1	0	0,	770	1209	
1	Open	Open	0	1	0	1.	770	1336	
1	Open	Open	0	1	1	0	770	1477	
. 1	Open.	Open	0	1	1 1	1	852	1209	
1 1	Open	Open	1	0	. 0	0	852	1336	
1	Open	Open	1	0	0	1	852	1477	
1	0	Open					fL	DC	
1	Open	0		Valid BC	D Inputs		DC	-fH	
1	0	0	İ				DC	DC	

typical applications Standard Telephone Keypad C2 RR СЗ C TONE OUTPUT ➂ FILTER TRANSMITTER CONTROL OSC IN (1) B **₹** 5.1k 10 COMMON SWITCHES RECEIVER Single Contact Keypad C2 C4 R2

MUTE

FILTER OSC OUT CTRL V_{SS}



Order Number MM5395N See Package 20

Communications/CB Radio Circuits

MM55104, MM55106, MM55114, MM55116 PLL frequency synthesizer general description


The MM55104 and MM55106 devices contain phase locked loop circuits useful for frequency synthesizer applications in C.B. transceivers. The devices operate off a single power supply and contain an oscillator, a 2¹⁰ or 2¹¹ divider chain, a binary input programmable divider, and phase detector circuitry. The devices may be used in double I.F. or single I.F. systems. The MM55104, MM55114, MM55106 and MM55116, use a 10.24 MHz or 5.12 MHz quartz crystal to determine the reference frequency. The MM55106 and MM55116 have an output pin which provides a 5.12 MHz signal, which may be tripled for use as a reference oscillator frequency in two crystal systems. Also, the MM55106 provides an additional input to the programmable divider which allows $2^9 - 1$ division of the input frequency (FIN). The inputs to the programmable divider are standard binary signals. Selection of a channel is accomplished by mechanical switches or by external electronic programming of the programmable divider.

The ϕ VCO output provides a high level voltage (sources current) when the VCO frequency is lower than the lock frequency, and ϕ VCO provides a low level voltage (sinks current) when the VCO frequency is higher than the lock frequency. The ϕ VCO output goes to a high impedance (TRI-STATE®) condition under lock conditions. and the lock detector output LD goes to a high state under lock conditions.


features

- Single power supply
- Low power CMOS technology
- Binary input channel select code
- 5 kHz or 10 kHz output from oscillator divide
- 5.12 MHz output (MM55106 and MM55116 only)
- On-chip oscillator
- Pull-down resistors on programmable divider inputs
- Low voltage operation—5V (MM55104, MM55106)
- High voltage operation—8V (MM55114, MM55116)

block diagrams



MM55104, MM55114



MM55106, MM55116

pin descriptions

P0-P8 Programmable divider inputs

FIN Frequency input from VCO (mixed

OSC IN Oscillator amplifier input terminal OSC OUT Oscillator amplifier output terminal

LD Lock detector

 ϕ VCO

Output of phase detector for control

of the VCO

Frequency division select 10 kHz or $5~kHz-^{\prime\prime}1^{\prime\prime}$ is $10~kHz;\,^{\prime\prime}0^{\prime\prime}$ is 5~kHz

5.12 MHz OUT OSC Frequency divided by 2 output

truth table

Truth table for binary inputs to programmable divider.

N	P8	P7	Р6	P5	P4	Р3	P2	P1	PO
1	0	0	0	0	0.	0	0	0	Х
2	0	0	0	0	0	0	0	1	0
					. '				
511	1	1	1	1	1	1	1	1	1

FOUT = FIN/N

1 = High voltage level, VOH

0 = Low voltage level, VOL

X = Don't care

absolute maximum ratings

Voltage at Any Pin

 $V_{CC} + 0.3V$ to Gnd -0.3Vae -30° C to $+75^{\circ}$ C

Operating Temperature Range Storage Temperature Range

-40°C to +125°C

V_{CC} Max

MM55104, MM55106 MM55114, MM55116


Lead Temperature (Soldering, 10 seconds)

7V 12V 300°C


electrical characteristics TA = 25°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (VCC)					
MM55104, MM55106		4.5	5.0	5.5	V
MM55114, MM55116		7.0	8.0	10.0	V
Supply Current (ICC)	Freq @ Osc In = 10 MHz,				
	@ F _{IN} = 2.5 MHz, All Other				
	I/O Pins Open, (Note 1)	1			·
MM55104, MM55106	V _{CC} = 5V		3	10	· mA
MM55114, MM55116	VCC = 8V	1	8	16	mA
Logical "1" Input Voltage (VIN(1))					
P0-P8, FS, F _{IN}		(V _{CC} -0.4V)		,	V
Logical "0" Input Voltage (VIN(0))		1			
PO-P8, FS, FIN				0.4	V
Logical "1" Output Voltage 5.12 MHz Out, LD	IO = 0.5 mA				-
φVCO	I _O = 0.4mA	(V _{CC} -0.5V)			V
Osc Out	1 _O = 0.25mA	1,000 0.007			
	.0 0.20			1,	-
Logical "0" Output Voltage	10 Fm A				
φVCO, 5.12 MHz Out, LD Osc Out	$I_{O} = -0.5 \text{mA}$ $I_{O} = -0.25 \text{mA}$			0.5	V
	10 - 0.25111A)				
Logical "1" Input Current				1.0	
FS (Putl-Up)		_	20	1.0	μ A
MM55104, MM55106 P0—P8	V _{CC} = 5V	5	20 40	50	μ Α
MM55114, MM55116 ∫ (Pull-Down)	$\Lambda^{CC} = 8\Lambda$	10	40	100	μΑ
Logical "0" Input Current					1
P0-P8 (Pull-Down)				1.0	μΑ
MM55104, MM55106 FS (Pull-Up)	V _{CC} = 5V	-10	-35 400	-100 200	μΑ
MM55114, MM55116	ACC = 8A	-30	- 120	-300	μΑ
Toggle Frequency @ FIN		3			MHz
Oscillator Frequency @ Osc In		10.24			MHz
TRI-STATE Leakage @ φVCO		,		1.0	μΑ

connection diagrams (Dual-In-Line Packages, Top View)



Order Number MM55104N or MM55114N See Package 19



Order Number MM55106N or MM55116N See Package 20

typical applications

INTRODUCTION TO FREQUENCY SYNTHESIS

The components of a frequency synthesizer are shown in Figure 1. The voltage controlled oscillator produces the desired output frequencies spaced f_V Hz apart according to the relation:

$$f_v = f_r N$$

The reference frequency, fr, must be equal to or less than the (channel) spacing between the frequencies being synthesized.




FIGURE 1. Basic Frequency Synthesizer

Although simple in concept, the circuit of *Figure 1* has certain difficulties. In CB, we are synthesizing the following frequencies:

Ch 1	26.965
Ch 2	26.975
• .	
• .	
Ch 23	27.225

Although the channel spacing is 10 kHz, a reference frequency of 5 kHz would be necessary due to the odd 5 kHz in the assigned channel. This in itself poses no

f_v ÷N f_{v/M} ÷N PHASE FREETOR

FIGURE 2(a). Frequency Prescaling

problem; however, present technology limits the counting speed of programmable dividers to something less than 5 MHz, ruling out the approach shown in *Figure 1*.

Two solutions to this problem are shown in Figure 2.

Frequency prescaling shown in Figure 2(a) reduces the VCO frequency by M (a fixed number) to a frequency that can be divided by the programmable counter. The reference frequency f_{Γ} must also be reduced by M. In the case of CB, if M = 10, $f_{V}=26.965$ MHz, the input to the programmable divider will be 2.6965 MHz, and the 5 kHz reference frequency will be reduced to 500 Hz. This poses problems in speed of response of the phase locked loop.

The second technique mixes the output frequency of the VCO with a stable fixed frequency to obtain a related reference frequency.

$$f_V = Nf_r + f_O$$

This technique has the advantage of allowing a 10 kHz reference frequency in the loop instead of 5 kHz.

Further complexity arises when one considers that the synthesizer must also generate a local oscillator signal as well as a transmitter input signal for the radio (Figure 3). A system which provides these frequencies, as well as the proper offset to allow the programmable divider to operate within its limits is shown in the typical applications diagrams (Figure 4). The only departure from the ideal situation shown in Figure 3 is that the first IF frequency of 10.7 MHz must be changed to 10.695 MHz (a change of 5 kHz).




FIGURE 2(b). Frequency Offset





FIGURE 3. Signals Needed to Transmit and Receive Ch 1






FIGURE 4(b). MM55106 or MM55116 2-Crystal, 23-Channel Application




FIGURE 4(c). MM55106 or MM55116 Single Crystal, 23-Channel Application

N

Communications/CB Radio Circuits

MM55108, MM55110 PLL frequency synthesizer with receive/transmit mode general description


The MM55108 and MM55110 PLL frequency synthesizers are monolithic metal gate CMOS integrated circuits which contain phase lock loop circuits useful for frequency synthesis applications in CB transceivers. The devices operate from a single power supply and contain an oscillator with feedback resistor, divider chain, a binary input programmable divider with control logic for the transmit mode (÷ by (N + 91)), and the necessary phase detector logic. The devices may be used in double IF or single IF systems.

Both the MM55108 and the MM55110 use a 10.24 MHz quartz crystal to determine the reference frequency. The MM55108 has a 2¹¹ divider chain which generates a 5 kHz reference frequency. The MM55110 has a selectable 2^{10} or 2^{11} divider chain which gives either a 10 kHz or 5 kHz reference frequency. The selection of reference frequency is made by use of the FS pin. In addition, the MM55110 contains an amplifier for filter applications and an additional input to the programmable divider which allows $2^{10} - 1$ division of the input frequency (fIN) for FM applications. Due to the internal amplifier stage at input frequency input (fIN), the MM55108 and MM55110 may take a 1 Vp-p signal at fIN as the input frequency for the programmable divider. Inputs to the programmable divider are standard binary signals. Selection of a channel is accomplished by mechanical switches or by external electronic programming of the programmable divider. The ϕ VCO output

provides a high level voltage (sources current) when the ϕ VCO frequency is lower than the lock frequency, and ϕ VCO provides a low level voltage (sinks current) when the ϕ VCO frequency is higher than the lock frequency. The ϕ VCO output goes to a high impedance state (TRI-STATE®) while in lock mode, and the lock detector output LD also goes to a high state under lock condition.

features

- Single crystal operation
- Single power supply
- Low power CMOS technology
- Binary input channel select code
- 2¹⁰ or 2¹¹ divider chain from oscillator input (MM55110), 2¹¹ divider chain (MM55108)
- Buffered 5.12 MHz and buffered 10.24 MHz outputs
- On-chip oscillator with bias resistor
- Pull-down resistors on programmable divider inputs
- Receive/transmit input for ÷ by (N+91) while in transmit mode
- Amplifier for filter applications (MM55110)
- Programmable 29 1 division of fIN
- Additional programmable input for 2¹⁰ 1 division of f_{IN} (MM55110)
- Amplifier stage on fIN input to accept 1Vp-p signal



absolute maximum ratings


Voltage at Any Pin
Operating Temperature Range
Storage Temperature
Operating VCC
Lead Temperature (Soldering, 10 seconds)

V_{CC} + 0.3V to Gnd - 0.3V -30°C to +75°C -40°C to +125°C 12V 300°C


electrical characteristics T_A = 25°C, V_{CC} = 8V unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage (VCC)		4.5		10	V
Supply Current (ICC)	Freq. at Osc. In = 10.24 MHz		4	10	mA
	at f _{IN} = 2.5 MHz, All Other			-	
	I/O Pins Open				
Logical "1" Input Voltage (V _{IN(1)}) P0-P9, IS		(V _{CC} -0.4)			\ \ \
Logical "0" Input Voltage (V _{IN(0)}) P0-P9, Is				0.4	· V
Logical "1" Output Voltage	$I_{O} = -0.5 \text{ mA}$	(V _{CC} -0.5)			v
φVCO, 10.24 MHz Out, 5.12 MHz Out, Osc. Out, LD					
Logical "0" Output Voltage	I _O = 0.5 mA			0.5	\ \
φVCO, 10.24 MHz Out, 5.12 MHz Out,					
Osc. Out, LD		4			
Logical "1" Input Current					
Filter In (Pull-Up)				1	μΑ
R _X /T _X (Pull-Up)				1	μΑ
FS, P0—P9 (Pull-Down)		20	40	60	μΑ
Logical "0" Input Current					
Filter In (Pull-Up)			400	-1	μΑ
RS/Tx (Pull-Up) FS, P0—P9 (Pull-Down)		-60	-120	-180 1	μA
				'	'
Toggle Frequency at fIN		3			MH
Input Signal at f _{IN} (Maximum 3 MHz)	For ac Signal or	1			Vp-r
	(V _{IN(1)})	(V _{CC} -0.4)		0.4	\
0	(V _{IN(0)})				1
Oscillator Frequency at Osc. In				10.24	MH
TRI-STATE Leakage at ϕ VCO	V _{OUT} = V _{CC} or Gnd			1	μΑ

connection diagrams



Order Number MM55108N See Package 20



Order Number MM55110N See Package 22

pin descriptions

PO--P9 fIN Programmable Divider Inputs

OSC IN

Frequency Input From VCO (Mixed down)
Oscillator Amplifier Input

Oscillator Amplifier Output

LD φVCO FS Lock Detector
Output of Phase Detector for Control of VCO
Frequency Division Select

"1" for 2¹⁰ Division
"0" for 2¹¹ Division

5.12 MHz OUT

Buffered 5.12 MHz Output (Oscillator

Frequency ÷ By 2)

10.24 MHz OUT

Buffered 10.24 MHz Output (Oscillator Frequency)


FILTER IN FILTER OUT

 R_X/T_X

Filter Amplifier Input Filter Amplifier Output Receive/Transmit Input

"0" for Transmit Mode (+ by (N+91))

typical applications



typical applications (Continued)





FIGURE 2. MM55108 Single Crystal 40-Channel Low Side Injection



truth tables

TABLE I. Binary Inputs to Programmable Divider for MM55108

R _X /T _X	R _X /T _X				INP	UTS	24			
"1" OR "OPEN" N	"0" OR "CLOSED"	28 P8	2 ⁷ P7	2 ⁶ P6	25 P5	24 P4	2 ³ P3	2 ² P2	2 ¹ P1	
1	92	0	0	0	.0	0	0 .	0	0.	
2	93	0,	0	0	0	0	. 0	0	1	
4	95	0	0	0	0	0	0	1	0	
									٠.	
						-				
182	273	0	1	0	1	1	0	1.	1	
				-		٠.				ľ
										١.
270	361	1	0	0	0	0	1	1	1.	l
	• .,									
									٠.	
510	601	1	1	1	1	1 1	1	1	1	l

Channel 1 →

Channel 40 →

1 = logical "1"

0 = logical "0"

TABLE II. Binary Inputs to Programmable Divider for MM55110

R _X /T _X	R _X /T _X					INPL	JTS				
"1" OR "OPEN"	"0" OR "CLOSED" N	2 ⁹ P9	2 ⁸ P8	2 ⁷ P7	2 ⁶ P6	2 ⁵ P5	2 ⁴ P4	2 ³ P3	2 ² P2	2 ¹ P1	2 ⁰ P0
1	92	0	0	0	0	0	0	0	0	0.	Х
2	93	0	0	0	0	. 0	0	0	0	1	0 -
3	94	0	0	0	0	0	0	0	0	1.	1
-				, .							
											٠.
182	273	0	0	1	0	1 -	1	0	1	1	0
								٠.			
•											
270	361	0	1	0	0	0	0	-1	1	1	0
	٠.				. :					-	
1023	1114	1	1	1	1	1	1	1	1 1	1	1 1

Channel 1 →

Channel 40 →

X = don't care

1 = logical "1"

0 = logical "0"



SECTION 7 WATCHES

Watches



MM5829 LED watch circuit


general description

The MM5829 is a low threshold voltage, ion-implanted, metal-gate CMOS integrated circuit that provides or controls all signals needed for a 3 1/2 digit LED watch. The display format is 12 hours. The circuit time base is a 32768 Hz crystal controlled oscillator. This time base frequency is successively divided to provide drive signals for a multiplexed 7 segment LED display of either HOURS-MINUTES or SECONDS upon demand. Outputs interface with currently available standard bipolar segment and digit driver integrated circuits. The device operates from a single 2.4V to 5.0V supply. A STOP MODE is provided such that an entire watch may be placed in a powered down state with the oscillator stopped when still connected to the battery. The MM5829 is available in a 30-lead ceramic flat package or as unpackaged die suitable for hybrid assembly.

features

- 32768 Hz crystal controlled operation
- Single 3V supply
- Low power dissipation (15µW typ)
- Seconds, minutes and hours operation
- 3 1/2 digit, 12 hour display format
- Simple display/set controls
- Power-down mode
- Easy interface to standard bipolar IC's for display drive

block diagram



chip pad layout




FIGURE 2.

connection diagram




FIGURE 3.

absolute maximum ratings

Voltage at Any Pin Operating Temperature Range Storage Temperature Range V_{SS} =0.3V to V_{DD} +0.3V -5°C to +70°C

Dice Dice

-25°C to +85°C

Packages

-25 C to +85 C -55°C to +125°C 5V max

300°C

 $V_{DD} = V_{SS}$ Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 T_A within operating temperature range, V_{SS} = GND, $2.4 \le V_{DD} \le 4.0V$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Start Voltage	$T_A = 25^{\circ}C$	2.7		i	V
Input Voltage Level @ Time, Set Logical "1" Logical "0"	$V_{DD} = 3.0V$ 300 k Ω Pull-Down to V_{SS}	1/2 V _{DD}	Open	V _{DD}	V V
Input Voltage Level @ Test Frequency Logical "1" Logical "0"	V _{DD} = 3.0V	V _{DD} =0.25 Vss		V _{DD} V _{SS} +0.25	V V
Input Voltage Level @ Lamp, Test Logical "1" Logical "0"	$V_{DD} = 3.0V$ 1 M Ω Pull-Up to V_{DD}	V _{SS}	Open	V _{SS} +0.25	V V
Input Current @ Time and Set	$V_{IN} = V_{DD}$, Sink Only, $V_{DD} = 3.0V$			10	μΑ
Input Current @ Lamp and Test	V _{IN} = V _{SS} , Source Only, V _{DD} = 3.0V			3	μΑ
Input Capacitance	f = 1.0 MHz, V _{IN} = 0.0V All other pads GND			5	pF
Output Voltage Level @ Segment Drivers Logical "1" Logical "0"	$V_{DD} = 2.4V$, $I_{SOURCE} \ge 10\mu A$ $V_{DD} = 2.4V$, $I_{SINK} > 300\mu A$	V _{DD} =0.2 V _{SS}		V _{DD} V _{SS} +0.5	V V
Output Voltage Level @ Digit Drivers Logical "1" Logical "0"	$V_{DD} = 2.4V$, $I_{SOURCE} \ge 840\mu A$ $V_{DD} = 2.4V$, $I_{SINK} \ge 20\mu A$	V _{DD} =1.3 V _{SS}		V _{DD} V _{SS} +0.2	V
Output Voltage Level @ 4096, 1 Hz Logical "1" Logical "0"	V_{DD} = 3.0V $I_{SOURCE} \ge 10\mu A$ $I_{SINK} \ge 10\mu A$	V _{DD} =0.2 V _{SS}		V _{DD} V _{SS} +0.2	 V V
Supply Current (I _{DD})	f = 32768 Hz, T_A = 25° C V_{DD} = $3.0V$, Unused Inputs Open, Outputs Open		5	10	μΑ
Supply Current (I _{DD})	Stop Mode, $T_A = 25^{\circ}C$, $V_{DD} = 3.0V$, Unused Inputs Open, Outputs Open			1	μΑ

functional description

A block diagram of the MM5829 digital watch chip is shown in *Figure 1*. A chip pad layout is shown in *Figure 2* and a package connection diagram in *Figure 3*.

Time Base

The precision time base of the watch is provided by the interconnection of a 32768 Hz quartz crystal and the RC network shown in Figure 4 together with the CMOS inverter/amplifier provided between the oscillator in and oscillator out terminals. Resistor R1 is necessary to bias the inverter for class A amplifier operation. Resistor R2 is required in order to (a) reduce the voltage sensitivity of the network, (b) limit the power dissipation in the

quartz crystal, and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal.

The network shown provides >100 ppm tuning range when used with standard X-Y flexure crystals trimmed for $C_L=12$ pF. Tuning to better than ± 2 ppm is easily obtainable.

The 4096 Hz output or 1 Hz output can be used to monitor the oscillator frequency during initial tuning without disturbing the network itself.

Time Display

The HOURS-MINUTES/SECONDS Display feature is controlled by a normally open switch connected to the Time input as shown in Figure 6. A logic "1" applied to the Time input will cause HOURS-MINUTES to be displayed for not less than 1.5 seconds or more than 2.0 seconds. The hours digits can display values 1-12 while the minutes digits can display values 00-59. All zero values are displayed for minutes and leading zero values of hours are blanked. The character display font is shown in Figure 5. Holding a logic "1" on the Time input after the time-out of HOURS-MINUTES will cause SECONDS to be displayed in digit positions 3 and 4 until the Time input is opened. SECONDS will blink while displayed. Each value is visible for 0.5 seconds and blanked for 0.5 seconds. The SECONDS digits can display values 00-59. All zero values are displayed.

Display Multiplexing

Outputs from each counter are time-division multiplexed to provide digit-sequential access to the time data. Thus, instead of requiring 28 leads to interconnect a four digit (7 segments/digit) watch, only 11 output leads are required. Figure 6 shows the interconnection of an LED watch system. The four digit outputs of the MM5829 are designed to interface with the bipolar DM8650 digit driver chip. The seven segment outputs are designed to interface with the bipolar DM8651 segment driver chip. The four digits of the LED Display are multiplexed with a 25% duty cycle, 1024 Hz signal during Display. The digit drivers are turned off for 15us during change of digits to allow the seven segments to change without "ghosting" of the Display. When the MM5829, DM8650, and DM8651 are used as shown in the typical application of Figure 6 the peak segment on currents are typically 9 mA. The 0101 LED Display gives excellent brightness under these drive conditions.

Time Setting

A normally open switch connected to the Set input is used in conjunction with the Time switch to set hours, minutes, and synchronize seconds.

HOURS: A logic "1" applied to the Set input will cause HOURS-MINUTES to be displayed and will advance

HOURS at a 1 Hz rate. The Seconds and Minutes counters continue normal counting during this condition.

SECONDS: With a logic "1" on the Time input, the application of a logic "1" to the Set input will immediately reset the Seconds counter to 00 and allow a normal seconds count from there.

MINUTES: A logic "1" applied to both the Time and Set inputs will allow HOURS-MINUTES to be displayed and will advance the MINUTES at a 1 Hz rate. A transition from 59 to 00 will not advance the Hours counter in this condition.


CONTACT BOUNCE: Debounce circuitry is provided on the Time and Set inputs to remove any logic uncertainty upon either closure or release of switches providing switch bounce settles within 20 ms.


Oscillator Stop


The oscillator can be stopped in order to conserve battery life during shipment of the watch. The oscillator will stop if a logic "1" is momentarily applied to the Time input and while HOURS-MINUTES are displayed a logic "1" is momentarily applied to the Set input. The Display is inactive during this mode. The oscillator will start again when a logic "1" is applied to the Set input.

Test Points

Four pins are provided for test purposes. A 4096 Hz symmetrical signal is brought out for oscillator tuning. The pin 1 Hz/Test Frequency is an input/output under control of Test. With Test open, a 1 Hz output will appear on the 1 Hz/Test Frequency pin. If Test is connected to a logic "0," the 1 Hz/Test Frequency becomes an input and any frequency connected to it will be divided by the Seconds counter in place of the normal 1 Hz signal. This feature is provided to allow high speed functional testing of the watch system. If lamp is connected to a logic "0," all segments will be forced to an on condition under control of the normal 25% duty cycle of the digit drivers. An internal pull-up resistor will normally hold the lamp input to logic "1."














FIGURE 4. Crystal Oscillator Network

FIGURE 5. Character Display Font




FIGURE 6. Typical Application



Watches


MM5860, MM58601, MM5880, MM58801 two time zone LED watch circuits

general description

The MM5860/MM5880 is a low threshold voltage, ionimplanted, metal-gate CMOS integrated circuit that provides or controls all signals needed for a 4-digit LED watch. The display format is either 12 or 24 hours. The circuit time base is a 32,768 Hz crystal controlled oscillator. This time base is successively divided to provide drive signals for a multiplexed 7-segment LED display of Date-Month, Local Hours-Minutes, Zone Hours-Minutes, or Seconds upon demand for the MM5860 version. The MM5880 version will vary only in the date display by displaying Month-Date. The MM58X01 versions will blink the Month during the date display. Outputs interface with currently available standard bipolar segment and digit driver integrated circuits. The device operates from a single 2.4-4.0V supply. All versions are available as unpackaged die suitable for hybrid assembly or in 40-lead dual-in-line packages for evaluation purposes.

features

- 32,768 Hz crystal controlled operation
- Single 3V supply
- Low power dissipation (15µW typical)
- Seconds, Minutes, Local and Zone Hours, Date, and Month display
- 4 year calendar
- 4-digit, 12/24 hour display format
- AM indication in 12-hour format
- Simple display/set controls
- Auto return from Set and Display mode
- Easy interface to standard bipolar IC's for display drive
- Display brightness control



absolute maximum ratings

Voltage at Any Pin VSS -0.3V to VDD +0.3V Operating Temperature Range -5° C to $+70^{\circ}$ C Storage Temperature Range -25° C to $+85^{\circ}$ C VDD - VSS 5V max Lead Temperature (Soldering, 10 seconds) 300° C

electrical characteristics

TA within operating temperature range, V_{SS} = Gnd, $2.4V \le V_{DD} \le 4V$, unless otherwise noted.

PARAMETER	PARAMETER CONDITIONS		TYP	MAX	UNITS	
Oscillator Start Voltage	TA = 25°C, Circuit of Figure 4	2.7			V	
Input Voltage Levels at Cycle, Set/Display and Zone	V _{DD} = 3V					
Logical "1" Logical "0"	300k Ω Internal Pull-Down to VSS	1/2 V _{DD}	Open	V _{DD}	V	
Input Voltage Levels at 4 Hz/Test Freq,	33					
24 Hr.		1 . 1				
Logical "1" Logical "0"		V _{DD} -0.25 V _{SS}		V _{DD} V _{SS} +0.25	. V	
Input Voltage Levels at Lamp, Test	V _{DD} = 3V					
Logical ''1'' Logical ''0''	1 M Ω Internal Pull-Up to V DD	V _{SS}	Open	V _{SS} +0.25	- _V	
Input Voltage Levels at Dim		30		33		
Display Duty Cycle = 21.875%	5 M Ω Pull-Down to VSS	Open	or .	V _{SS} +0.3	v	
Display Duty Cycle = 9.125%	*	V _{SS} +0.9		V _{DD} -1.1	V	
Display Duty Cycle = 3.125%		V _{DD} -0.5			V	
Input Current at Cycle, Set/Display and Zone	V _{IN} = V _{DD} , Sink Only, V _{DD} = 3V	0.2		10	μΑ	
Input Current at Lamp and Test	V _{IN} = V _{SS} , Source Only, V _{DD} = 3V	0.2		5	μΑ	
Input Current of Dim	$V_{IN} = V_{DD}$, Sink Only, $V_{DD} = 3V$	0.1		2	μÀ	
Input Capacitance	f = 1 MHz, V _{IN} = 0V, All Other Pads Gnd			5	pF	
Output Current Levels at Segment Drivers				ļ		
Logical "1," Source Logical "0," Sink	V _{DD} = 2.4V, V _{OUT} = V _{DD} - 0.2V	.10 300	30 30		μA ^	
	$V_{DD} = 2.4V, V_{OUT} = V_{SS} + 0.5V$	300	800		μΑ	
Output Current Levels at Digit Drivers Logical "1," Source	V _{DD} = 2.4V, V _{OUT} = V _{DD} – 1.3V	840	1500		μΑ	
Logical "0," Sink	V _{DD} = 2.4V, V _{OUT} = V _{SS} + 0.2V	10	30		μΑ	
Output Current Levels at 4 Hz/Test Freq, 4096 Hz	V _{DD} = 3V					
Logical "1," Source Logical "0," Sink	$V_{OUT} = V_{DD} - 0.2V$ $V_{OUT} = V_{SS} + 0.2V$	10 10			μA μA	
Output Current Levels at Colon Logical "0," Sink	V _{DD} = 2.4V, V _{OUT} = 1V	0.8			mA	
Supply Current (IDD)	f = 32,768 Hz, T _A = 25°C,		5	10	μΑ	
	V _{DD} = 3V, Unused Inputs Open, Outputs Open				,	
Supply Current (IDD)	Oscillator Stopped, T _A = 25°C, V _{DD} = 3V, Unused Inputs Open,		0.05	1	μΑ	
	Outputs Open					

functional description

Unless otherwise specified, all references to the MM58X0 will also refer to the MM58X01. A block diagram of the MM5860/MM5880 is shown in *Figure 1*. The connection diagram is shown in *Figure 2* and the chip pad layout in *Figure 3*.




FIGURE 3. Pad Layout

Time Base: The precision time base of the watch is provided by connecting a crystal-controlled RC network to the on-chip CMOS inverter/amplifier as shown in Figure 4. For proper operation, the network should be tuned to 32,768 Hz. Resistor R1 is used to bias the on-chip inverter for class A amplifier operation. Resistor R2 is used to (a) reduce the voltage sensitivity of the network; (b) limit the power dissipation in the quartz crystal; and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for C₁ = 12 pF. Tuning to better than 2 ppm is easily obtainable.




FIGURE 4. Oscillator RC Network

The 4096 Hz output or the 4 Hz output can be used to monitor the oscillator frequency during initial tuning without disturbing the network itself.

Display Multiplexing: The counter data selected to be displayed is time-division multiplexed to provide digit-sequential presentation to the LED display. This reduces the number of outputs required to drive the 4-digit display to 11 (7 segment drivers and four digit drivers). The display font is shown in *Figure 5. Figure 6* is a schematic diagram of a typical LED watch using the MM5860/MM5880 watch chip. The digit outputs of the MM5860/MM5880 are designed to interface with the bipolar DS8658 digit driver chip and the segment driver outputs will interface with the bipolar DS8659 segment driver chip. The four digits of the LED display are multiplexed with a 25% duty cycle, 1024 Hz signal during the display period. The digit drivers are disabled for 32μs at the beginning of each digit enable time

to allow the segment decoding circuitry adequate time to switch to the next digit's information. This eliminates the possibility of "ghosting" information between digits. When the MM5860/MM5880, DS8658 and DS8659 are used in a typical application as shown in *Figure 6* the peak segment "ON" currents are typically 11 mA. The NSCO101 LED display gives excellent brightness under these drive conditions.




FIGURE 5. Character Display Font


DISPLAY CONTROL

The Time and Date display sequence is controlled by a normally open switch connected to the Set/Display input. With the display off, depressing the Set/Display switch will activate the Local Hour. Minute display. This display will remain on for 1.25 seconds ±0.125 seconds. If the switch is still held in at the end of this time out, Seconds will be displayed, blinking on for 0.25 seconds and off for 0.75 seconds, until the Set/Display switch is released. If, during the Hour:Minute display, the Set/ Display switch is released and depressed a second time the date will be displayed as Date Month in the MM5860 version and as Month Date in the MM5880 version. The Month will blink on for 0.25 seconds and off for 0.75 seconds in the MM58601 and the MM58801 versions and not blink in the MM5860 and the MM5880 versions. The display will remain on for 1.25 seconds and turn off automatically if the Set Display switch has been released. Holding the Set/ Display switch in past the display time out will maintain the display until the Set/Display switch is released. Zone Hour:Minute can be displayed by depressing the Zone switch. This display will also remain on for 1.25 seconds ± 0.125 seconds. Holding the Zone switch depressed beyond this period will cause Seconds to be displayed until the switch is released. The date information can not be displayed using the Zone switch. Leading zeros are blanked on the Month, Date and Hour displays.

TIME SETTING

The setting sequence is controlled by a normally open switch connected to the Cycle input. Depressing the Cycle switch will advance the watch to the next set mode.

Set Hour Mode: With the watch in normal Run mode and the display off, depressing the Cycle switch will advance the watch to the Set Local Hour mode. In this mode local hours will be displayed in digit positions 1 and 2 followed by the colon. The AM dot will be on during AM time display. Depressing the Set/Display switch will advance the Local Hour counter at a 2 Hz rate. Depressing the Zone switch while in the Set Local Hour mode will cause zone hours information to replace the local hours information in digit positions 1 and 2.



(1) Anti-resonant quartz crystal, C_L = 12 pF

FIGURE 6. System Schematic

The colon and the AM dot will still be presented as in the Local Hours display. The Zone Hour counter can now be advanced at a 2 Hz rate by depressing the Set/Display switch.

In either of the above Set Hour modes if no switches are depressed for 5.25 seconds ± 0.125 seconds consecutively, the watch will automatically return to the Run mode. Depressing the Cycle switch while in the Set Zone Hour mode will return the watch to the Run mode. Depressing it while in the Set Local Hour mode will place the watch in the Set Minutes mode.

Set Minutes Mode: The Set Minutes mode will display minutes in digit positions 3 and 4 preceded by the colon. Depressing the Set/Display switch while still holding the Cycle switch in will enable the Hold flag but will not allow advancement of the Minutes Counter. Depressing the Set/Display switch after the Cycle switch has been released will do the following:

- a. Reset and hold the Seconds Counter
- b. Enable the Hold flag, and
- c. Advance the Minutes Counter at a 2 Hz rate

If none of the switches are depressed for 5.25 seconds ± 0.125 seconds consecutively while in the Set Minutes mode, the watch will automatically return to the Run Mode if minutes have not been set or will jump to the Hold mode if minutes have been set. Depressing the Cycle switch while in the Set Minutes mode will advance the watch to the Set Date mode for the MM5860 version or the Set Month mode for the MM5880 version.

Set Date Mode: The Set Date mode will display the Day of Month in digit positions 1 and 2 in the MM5860 version, or in digit positions 3 and 4 in the MM5880 version, with no colon displayed. Depressing the Set/Display switch while in the Set Date mode will advance the Date Counter at a 2 Hz rate.

If none of the switches are depressed for 5.25 seconds ± 0.125 seconds consecutively while in the Set Date mode, the watch will automatically return to the Run mode if the Minutes Counter was not set or will jump to the Hold mode if the Minutes Counter was set. Depressing the Cycle switch while in the Set Date mode will advance the watch to the Run mode if the Minutes Counter was not set or will advance it to the Hold mode if the Minutes Counter was set for the MM5880 version. Depressing the Cycle switch while in the Set Date mode of the MM5860 version will advance the watch to the Set Month mode.

Set Month Mode: The Set Month mode will display the month in digit positions 3 and 4 in the MM5860 version, or in digit positions 1 and 2 in the MM5880 version, with no colon displayed. Depressing the Set/Display switch while in the Set Month mode will advance the Month Counter at a 2 Hz rate.

If none of the switches are depressed for 5.25 seconds ± 0.125 seconds consecutively while in the Set Month mode, the watch will automatically return to the Run mode if the Minutes Counter was not set or will jump to the Hold mode if the Minutes Counter was set. Depressing the Cycle switch while in the Set Month mode will advance the watch to the Run mode if the Minutes Counter was not set or will advance it to the Hold mode if the Minutes Counter was set for the MM5860 version. Depressing the Cycle switch in the Set Month mode of the MM5880 version will advance the watch to the Set Date mode.

Hold Mode: In the Hold mode the Seconds Counter is held at 00. Local Hour:Minute will blink on for 0.25 seconds and off for 0.75 seconds. Depressing the Cycle switch while in the Hold mode will put the watch back into the Set Hour mode and then the counters can be set as described previously. With the Hold mode still activated, the watch will return to the Hold mode only. Depressing the Set/Display switch while in the Hold

mode will place the watch into the display Local Hour: Minute mode and allow the Seconds Counter to begin normal operation.

There is no roll-over of the next higher counter while a counter is being set. For example, while the Minutes Counter is set from 59 to 00 neither the Local Hour nor the Zone Hour Counter will be advanced.

Figure 7 is a state diagram showing the display and set functions for both the MM5860 and the MM5880.

COLON OUTPUT

This output provides direct drive of the colon in the LED display unit. Colon will sink current when activated. The colon output will be activated during the display of either one of the hour counters or the minute counter or both.

CONTACT BOUNCE

Debounce circuitry is provided on the "Set/Display" and "Cycle" inputs to remove any logic uncertainty upon either closure or release of switches provided switch bounce settles within 100 ms.

12/24 HOUR OPTION

12/24 hour mode operation of the watch is controlled

by the logical state of the "24 Hr" input. If the "24 Hr" input is a logical "1" the watch will operate in the 24 hour mode. When the "24 Hr" input is a logical "0" the watch operates in 12 hour mode.

DIM INPUT

The Dim input is a three level input used to control the display intensity of the watch. This input has a pull-down to VSS to hold it normally at a logical "0."

In this condition the display will normally be at maximum intensity. With the Dim input at $1/2\ V_{DD}$, the display will be at approximately 1/2 of full intensity. Placing the input at V_{DD} will reduce the display intensity to approximately 1/8 of full intensity. Figure 8 shows the switching threshold ranges for the three level DIM input.

TEST POINTS

Four pads are provided for test purposes.

4096 Hz: This pad outputs a 4096 Hz signal that can be used for oscillator tuning.




FIGURE 7. Control State Diagram MM5860 (MM5880)

	DISPLAY TIME/DIGIT	DISPLAY CONDITION
V _{IN} = V _{DD}	3.125%	Low Ambient Light Levels
$V_{IN} = V_{DD} - 0.5V$	Threshold Region	
$V_{IN} = V_{DD} - 1.1V$	9.125%	Moderate Ambient Light Levels
V _{IN} = V _{SS} + 0.9V	Threshold Region	
$V_{IN} = V_{SS} + 0.3V$	21.875%	High Ambient Light Levels
V _{IN} = V _{SS}		

FIGURE 8. Counter Voltage Levels at Dim Input

TEST POINTS (CON'T)

4 Hz/Test Freq: This is an input/output pad under the control of the "Test" input. When "Test" is at a logical "0," the "4 Hz/Test Freq" pad becomes an input and any frequency connected to it will replace the normal internal 4 Hz signal. This feature is provided to allow high speed functional testing of the watch system. When "test" is open or at a logical "1", a 4 Hz output will appear on the "4 Hz/Test Freq" pad.

Test: This pad is used as an input to control "4 Hz/ Test Freq." An internal pull-up resistor will normally hold "Test" at a logical "1." Changing the Test input from a logical "1" to a logical "0" will generate a reset pulse which will Set the internal counters to 1 PM on January the first. The watch is now in a known state for testing purposes.

Lamp: When the "Lamp" input is at a logical "0," all segments of the display will be forced to an "ON" condition under control of the normal 25% duty cycle of the digit drivers. An internal pull-up resistor will normally hold the "Lamp" input at a logical "1."



Watches

MM5879, MM5889, MM5899 RC circuits


general description

The MM5879, MM5889, MM5889 are RC circuits which may be used in watch modules and other similar applications. They are available in die form. All die are pad-for-pad interchangeable, offering a range of capacitance and resistance values.

absolute maximum ratings

Voltage at Any Pad Operating Temperature Storage Temperature V_{SS} + 0.3V to V_{SS} - 20V -5°C to +70°C -65°C to +150°C

schematic diagram



PART NUMBER	R1		RT NUMBER R1 R2			CAP (Note 1)	
TATAL NOMBER	MIN	MAX	MIN	MAX	MIN	MAX	
MM5879	125k	235k	15M	30M	9 pF	13 pF	
MM5889	250k	470k	15M	30M	45 pF	55 pF	
MM5889AB	250k	470k	. 15M	30M	24 pF	36 pF	
MM5899	250k	470k	15M	30M	14 pF	20 pF	

Note 1: Capacitances are measured periodically only. Capacitance measured from v_{SS} to common.

chip pad layout




FIGURE 1.

Watches



MM5885, MM5886 direct drive LED watch

general description


The MM5885, MM5886 is a low threshold voltage, ion-implanted, metal-gate CMOS integrated circuit that provides or controls all signals needed for a 4-digit LED watch. The display format is 12 hours. The circuit time base is a 32,768 Hz crystal controlled oscillator. This time base frequency is successively divided to provide drive signals for a multiplexed 9-segment, alphanumeric LED display of DAY-DATE, HOURS-MINUTES or SECONDS upon demand. A Month counter is provided to control the count sequence of the Date counter. The MM5885 uses one button to display while the MM5886 uses two buttons for display purposes. Outputs interface directly with an alphanumeric LED display. The device operates from a single 2.4V to 4.0V supply. Both the MM5885 and MM5886 are available as unpackaged die suitable for hybrid assembly or in a 40-lead dual-in-line package for evaluation purposes.

features

■ No external parts except the battery, LEDs and crystal

- 32,768 Hz crystal controlled operation
- Single 3V supply
- Low power dissipation (15µW typ)
- Seconds, Minutes, Hours, Day-of-Week, Date and Month operation
- 4 year calendar
- 4-digit, 12 hour display format
- Simple display/set controls
- Inertial switch input
- Alphanumeric display
- Direct drive outputs
- Display brightness control
- AM/PM indication during set hours
- Month indication during set month
- Test features
- Single button display control (MM5885)

block diagram



absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range
Storage Temperature Range

 V_{SS} = 0.3V to V_{DD} + 0.3V =5°C to +70°C =25°C to +85°C 5V max 300°C

 $V_{\rm DD} = V_{\rm SS}$ Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 T_A within operating temperature range, V_{SS} = GND, $2.4 \le V_{DD} \le 4.0 V$, unless otherwise noted.

PARAMETER	PARAMETER CONDITIONS			MAX	UNITS
Oscillator Start Voltage	$T_A = 25^{\circ}C$	2.7			V
Input Voltage Levels at Cycle,	V				
Set/Display, Day/Date, Hour/Min				1	
Logical "1"	300 kΩ Internal Pull-Down	1/2 V _{DD}	, i	1	V
	to V _{SS}	1/2 V DD		V _{DD}	· · · ·
Logical "0"	10 155		Open	1	
Input Voltage Levels at	100		Open	1.1	
4 Hz/Test Freq.					
Logical "1"				-	
Logical "0"		V _{DD} -0.25		V _{DD}	V .
Logical b		V _{ss}		V _{SS} +0.25	V
Input Voltage Levels at Lamp, Test					
Logical "1"	100 kΩ Internal Pull-Up		Open		
	to V _{DD}		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Logical "0"		V _{ss}		V _{SS} +0.25	V
Input Voltage Levels at Dim,	5 M Ω Pull-Down to V $_{ m SS}$			100	
Display Duty Cycle = 21.875%	30	Open	1.7	V _{SS} +0.3	V
Display Duty Cycle = 9.125%		1		1 10 75 1 1 1 1	4.
		V _{SS} +0.9		V _{DD} -1.1	Ņ
Display Duty Cycle = 3.125%		V _{DD} -0.5		V _{DD}	V
Input Current at Cycle, Set/Display,	$V_{DD} = 3.0V, V_{IN} = V_{DD},$		30	50	. μΑ
Day/Date, Hour/Min	Sink Only				
Input Current at Lamp, Test	$V_{DD} = 3.0 V, V_{IN} = V_{SS},$		30	50	
	Source Only		30	30	μΑ
Input Capacitance	$f = 1 MHz$, $V_{1N} = 0V$,				
mput Sapasitance	All Other Pads GND			5	pF
	All Other Faus GIVD	1			
Output Current Levels at	$V_{DD} = 2.7V$				
Segment Drivers					
"ON" Source	$V_{OUT} = V_{DD} - 0.5V$	7	10.	15	mA
"OFF" Source	$V_{OUT} = V_{DD} - 1.1V$			50	μА
Output Current Levels at	V _{DD} = 2.7V				
Digit Drivers	- DD				
"ON" Sink	$V_{OUT} = V_{SS} + 0.6V$	50	70		^
"OFF" Sink	V _{OUT} = 2.0V, All Digit Drivers Tied	30	70	1	mA ^
	in Parallel			' 1	μΑ
0					
Output Current Levels at					
4 Hz/Test Freq., 4096 Hz					
Logical "1" Source	$V_{OUT} = V_{DD} - 0.2V$	10			μΑ
Logical "O" Sink	$V_{OUT} = V_{SS} + 0.2V$	10			μΑ
Operating Supply Current (I _{DD})	$f = 32,768 \text{ Hz}, T_A = 25^{\circ}\text{C},$		5	10	μΑ
	V _{DD} = 3V, Unused Inputs Open,				
	Outputs Open				
Quiescent Supply Current (I _{DD})	Osc In @ Gnd, V _{DD} = 3V,		0.05	1	μΑ
, , , , , , , , , , , , , , , , , , , ,	$T_A = 25^{\circ}C$, Other Inputs and		5.05	'	μΑ
	A = 5 5, States impute und				

functional description

A block diagram of the MM5885/MM5886 direct drive digital watch is shown in *Figure 1*. The chip pad layout is shown in *Figure 2* and a package connection diagram in *Figure 3*.

Time Base: The precision time base of the watch is provided by the 32,768 Hz crystal controlled oscillator, which consists of the quartz crystal, the CMOS inverter/ amplifier and the RC network shown in Figure 4. Resistor R1 is necessary to bias the inverter for class A amplifier operation. Resistor R2 is required in order to (a) reduce the voltage sensitivity of the network; (b) limit the power dissipation in the quartz crystal; and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and Ceff in series provide the parallel load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystal trimmed for C_L = 12 pF. Tuning to better than 2 ppm is easily obtainable.

Cap: This pin is used with Oscillator Out to add more capacitance to the oscillator RC network shown in Figure 4.

Control: The "Time" and "Date" sequence is controlled by normally open switches connected to SET/DISPLAY, DAY/DATE (MM5886), and HOUR/MINUTE (inertial switch) inputs. With the display "OFF," depressing the SET/DISPLAY switch will activate the HOUR-MINUTE display. This display will remain "ON" for 1.25 seconds ±0.125 seconds. If the switch is still held in at the end of this time out, SECONDS will be displayed blinking "ON" for 0.25 seconds and "OFF" for 0.75 seconds until the SET/ DISPLAY switch is released. If, during the HOUR-MINUTE display, the SET/DISPLAY switch is released and depressed a second time, the date will be displayed as DAY-DATE in the MM5885. The DAY-DATE display will remain "ON" for 1.25 seconds ±0.125 seconds and turn "OFF" automatically if the SET/DISPLAY switch has been released. Holding the SET/DISPLAY switch past the display time out will maintain the DAY-DATE display until the SET/DISPLAY switch is released. In the MM5886, depressing the SET/ DISPLAY a second time has no effect. To display DAY-DATE information in the MM5886, depress the DAY/DATE switch. The DAY-DATE display will remain "ON" for 1.25 seconds ±0.125 seconds. If the switch is still held in at the end of this time out, the display will remain until the DAY/DATE switch is released. "Time" may also be displayed in both the MM5885 and




FIGURE 2. Pad Layout




FIGURE 4(a). Oscillator RC Network for Anti-Resonant Quartz Crystals




FIGURE 3. Connection Diagram




FIGURE 4(b). Oscillator RC Network for Tuning Fork Quartz Crystals


MM5886 by activating the HOUR/MINUTE input. The HOUR/MINUTE input is used with an inertial switch that is normally open. Closing the switch activates the HOUR/MINUTE display. This display will remain "ON" for 1.25 seconds ± 0.125 seconds and then turn "OFF" automatically.

Time Setting: The setting sequence is controlled by a normally open switch connected to the Cycle input. Depressing the Cycle switch will advance the watch to the next set mode. Figure 5 is a flow diagram showing the display and set functions for both the MM5885 and the MM5886.

Set Hour Mode: With the watch in the normal Run mode and the display "OFF," depressing the Cycle switch will put the watch into the Set Hour mode. In this mode, HOURS will be displayed in digit positions 1 and 2 followed by the colon. An A or a P will be displayed in digit position 4 to indicate AM or PM, respectively. Depressing the SET/DISPLAY switch will advance the Hours counter at a 2 Hz rate. If neither the SET/DISPLAY switch nor the Cycle switch are depressed for 5.25 seconds ±0.125 seconds, the watch will automatically return to the Run mode. Depressing the Cycle switch while in the Set Hours mode will advance the watch to the Set Minutes mode.

Set Minutes Mode: The Set Minutes mode will display minutes in digit positions 3 and 4 preceded by the colon. Depressing the SET/DISPLAY switch while still holding in the Cycle switch will enable the hold flag but will not allow advancement of the MINUTE counter. Depressing the SET/DISPLAY switch after the Cycle switch has been released resets and holds the SECOND counter, enables the hold flag, and advances the MINUTE counter at a 2 Hz rate. If neither switch is depressed for 5.25 seconds ±0.125 seconds while the watch is in the Set Minutes mode, the watch will automatically return to the Run mode if minutes have not been set or will jump to the Hold mode if minutes have been set. Depressing the Cycle switch while in the Set Minutes mode will advance the watch to the Set Day mode.

Set Day Mode: The Set Day mode will display DAY-OF-THE-WEEK in digit positions 1 and 2. Depressing the SET/DISPLAY switch while in the Set Day mode will advance the DAY counter at a 2 Hz rate. If neither switch has been depressed for 5.25 seconds ±0.125 seconds while in the Set Day mode, the watch will automatically return to the Run mode if the hold flag was not set or will jump to the Hold mode if the hold flag was set. Depressing the Cycle switch while in the Set Day mode will advance the watch to the Set Date mode.



Set Date Mode: The Set Date mode will display DATE in digit positions 3 and 4. Depressing the SET/DISPLAY switch while in the Set Date mode will advance the DATE counter at a 2 Hz rate. If neither the SET/DISPLAY nor the Cycle switches have been depressed for 5.25 seconds ±0.125 seconds while in the Set Date mode, the watch will automatically return to the Run Mode if the hold flag was not set or will jump to the Hold mode if the hold flag was set. Depressing the Cycle switch while in the Set Date mode will advance the watch to the Set Month mode.

Set Month Mode: The Set Month mode will display MONTH in digit positions 3 and 4 and an "M" in digit position 1. Depressing the SET/DISPLAY switch while in the Set Month mode will advance the MONTH counter at a 2 Hz rate. If neither the SET/DISPLAY nor the Cycle switches have been depressed for 5.25 seconds ±0.125 seconds while in the Set Month mode, the watch will automatically return to the Run mode if the hold flag was not set, or will advance to the Hold mode if the hold flag was set. Depressing the Cycle switch while in the Set Month mode will advance the watch to the Hold mode if the hold flag was set; otherwise, the watch will advance to the Run mode.

Hold Mode: In the Hold mode the SECOND counter is held at 00, and the HOUR-MINUTE display will blink

"ON" for 0.25 seconds and "OFF" for 0.75 seconds. Depressing the SET/DISPLAY switch will place the watch in the display HOUR/MINUTE mode for 1.25 seconds ±0.125 seconds. Depressing the Cycle switch while in the Hold mode will advance the watch to the Set Hour mode. There is no roll-over of the next higher counter while a counter is being set at a 2 Hz rate.

Month Counter: The MONTH counter provides "smart Date" but is only displayed during the Set Month mode. The DATE counter will count 28 days in February, 30 in April, June, September and November, and 31 in the remaining months.

Contact Bounce: Debounce circuitry is provided on the SET/DISPLAY, CYCLE, DAY/DATE and HOUR/MINUTE inputs to remove any logic uncertainty upon either closure or release of the switches. 20 ms debounce protection is provided for SET/DISPLAY, CYCLE and DAY/DATE inputs and 200 ms protection is provided for the HOUR/MINUTE input.

Display Multiplexing: The counter data selected to be displayed is time-division multiplexed to provide digit-sequential presentation to the LED display. This reduces




FIGURE 5(c). Set Display Font

the number of outputs required to drive the 4-digit display to thirteen (9-segment drivers and 4-digit drivers). The display font is shown in Figure 6. Figure 8 is a schematic diagram of a typical LED watch using the MM5885 watch chip. The segment and digit drivers are designed to interface directly with the LED display. The four digits of the LED display are multiplexed with a 23% duty cycle, 1024 Hz signal during the display period. The digit drivers are disabled for 32µsec at the beginning of each digit enable time to allow the segment decoding circuitry adequate time to switch to the next digit's information. This eliminates the possibility of "ghosting" information between digits.

Dim Input: The Dim input is a 3-level input used to control the display intensity of the watch. This input has a pull-down to V_{SS} to hold it normally at a logical "0." In this condition, the display will normally be at maximum intensity. With the Dim input at $1/2\ V_{DD}$ the display will be at approximately 1/2 of full intensity. Placing the input at V_{DD} will reduce the display intensity to approximately 1/8 of full intensity. Figure 7 shows the switching threshold ranges for the 3-level Dim input.

 $\begin{tabular}{ll} \textbf{Colon Output: Colon information is present on the "h"} \\ \textbf{and "i" segment outputs during digit position 4.} \\ \end{tabular}$

Test Points: Four pads are provided for test purposes.

4096 Hz: This pad outputs a 4096 Hz signal that can be used for oscillator tuning.

4 Hz/Test Freq: This is an input/output pad under the control of the Test input pad. When "Test" is at a logical "0," the 4 Hz/Test Freq pad becomes an input and any frequency connected to it will replace the normal internal 4 Hz signal. This feature is provided to allow high speed functional testing of the watch system. When "Test" is open or at a logical "1," a 4 Hz output will appear on the 4 Hz/Test Freq pad.

Test: This pad is used as an input to control the 4 Hz/Test Freq pad. An internal pull-up resistor will normally hold "Test" at a logical "1." Changing the Test input from a logical "1" to a logical "0" will generate a reset pulse which will set the internal counters to 1 AM on Sunday, January the first. The watch is now in a known state for testing.

Lamp: When the Lamp input is at a logical "0," all segments of the display will be forced to an "ON" condition under control of the normal 23% duty cycle of the digit drivers. An internal pull-up resistor will normally hold the Lamp input at a logical "1."





FIGURE 6. Display Font



V _{IN}	DISPLAY TIME/DIGIT	DISPLAY CONDITION
V _{DD}	3.125%	Low Ambient Light
V _{DD} - 0.5V	Threshold Region	
V _{DD} - 1.1V	9.375%	Moderate Ambient Light
$V_{SS} + 0.9V$	Threshold Region	/ · ·
V _{SS} + 0.3V	21.875%	High Ambient Light
V _{SS}		

FIGURE 7. Dim Input Levels




FIGURE 8(a). System Schematic for MM5885 LED Watch (Anti-Resonant Crystal)




FIGURE 8(b). System Schematic for MM5885 LED Watch (Tuning Fork Crystal)

Watches



MM5890 LCD chronograph circuit general description

The MM5890 is a low threshold voltage, ion implanted, metal-gate CMOS integrated circuit that provides all signals needed to drive an LCD watch of six digits plus nine information segments. The circuit time base is a 32.768 kHz crystal controlled oscillator. This base frequency is divided down to provide SECONDS, MIN-UTES, HOURS, DAY-OF-THE-WEEK, DATE and MONTH information in the normal watch mode with separate minutes, seconds, and hundredths of a second available in the stopwatch mode. Time display can be bonded to either 12 or 24 hour format, 51 phase controlled outputs are provided for direct drive of the display. The 32 Hz output is used as the backplane drive for normal operation and as a test frequency input during testing. The MM5890 operates on a single 1.4V to 1.6V supply. An on-chip voltage multiplier is used to provide 2 or 3 times the battery voltage to drive the display. The MM5890 is available in die form suitable for hybrid assembly or mounted on a 68-lead dual-in-line PCB assembly for test and evaluation purposes.

features

- Direct continuous LCD drive capability
- 32.768 kHz crystal controlled operation
- Single 1.5V battery operation
- Voltage multiplier
- Low power dissipation
- 6-digit plus 9 information segment display
- Colon display
- 12 or 24 hour format
- 4 year calendar
- Stopwatch with split operation
- 6-function watch
- 4 button sequential operation

block diagram




FIGURE 1.

absolute maximum ratings

Voltage at OSC IN, OSC OUT, 12 HR. SW Disable, Double, Triple Set/Display, Cycle, Mode, Start/Stop V_{DD} + 0.3V to V_{SS} - 0.3V

 $V_{\mbox{\scriptsize DD}}$ + 0.3V to $V_{\mbox{\scriptsize EE}}$ - 0.3V Voltage at Any Other Pin -5°C to +70°C Operating Temperature Range

-25°C to +85°C Storage Temperature Range VDD – VEE VDD – VSS Lead Temperature (Soldering, 10 seconds) 6.5V 3.0V 300°C

electrical characteristics

TA within operating range, VDD - VSS = 1.5V, VDD - VEE = 4.5V, VDD @ Ground unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Start Voltage	T _A = 25°C, (Note 1)	1.40			٧
Oscillator Sustaining Voltage	$T_A = -5^{\circ}C$, (Note 1)	1.30			V
Input Voltage Levels					
Set/Display, Cycle					
Start/Stop, Mode		'			
Logical "1"		V _{DD} -0.25			V
Logical "0"	Internal Pull-Down to VSS	,	Open		· V
Test					
Logical "1"		V _{DD} -0.25			V
Logical "0"	Internal Pull-Down to VEE		Open		V
32 Hz/Backplane	Test Input = V _{DD}				
Logical "1"		V _{DD} -0.25	V 8		V
Logical "0"				VEE+0.25	V
12 HR, SW Disable					
Logical "1"		V _{DD} -0.25			. V
Logical "0"				V _{SS} +0.25	\cdot \mathbf{V}_{λ}
Input Current Levels	2 *				
Set/Display, Cycle, Start/Stop,	V _{IN} = V _{DD}		30	50	μΑ
Mode, Test	VIN VBD				
Input Capacitance	$f = 1 MHz, V_{IN} = 0V,$				
	All Other Pads Gnd				
OSC OUT		8			pF
OSC Cap		37		_	pF
All Others		1		5	pF
Output Current Levels					
Segment Drivers					
Logical "1" Source	$V_{OUT} = V_{DD} - 0.2V$,	2.0			μΑ
	(V _{DD} - V _{EE} = 3V)				
Logical "0" Sink	$V_{OUT} = V_{EE} + 0.2V$,	2.0		,	μΑ
	(V _{DD} - V _{EE} = 3V)				
BP/32 Hz Output					
Logical "1" Source	$V_{OUT} = V_{DD} - 0.2V$,	200			μΑ
	(V _{DD} - V _{EE} = 3V)				
Logical "0" Sink	V _{OUT} = V _{EE} + 0.2V,	200			μΑ
	(V _{DD} - V _{EE} = 3V)				
Output Current Levels			,		
Double, Triple					
Logical "1," Source	$V_{OUT} = V_{DD} - 0.25V$,	7.5	:		μ A
Logical 1, Source	Phase 2 < 1 ms		,		
Logical "0," Sink	V _{OUT} = V _{SS} + 0.25V,	35.0			μΑ
LUGICAI O, SIIIK	V001 - VSS + 0.25V, Phase 3	55.5			

electrical characteristics (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Cap 1				1		
Logical "1," Source	V _{OUT} = V _{DD} - 0.25V, Phase 1	7.5			μΑ	
Logical "0," Sink	VOUT = VSS + 0.25V, Phase 2	20.0			μΑ	
Leakage	V _{OUT} = V _{DD} - 3.0V, Phase 3			0.6	μΑ	
Cap 2			·.			
Logical "0," Sink	V _{OUT} = V _{SS} + 0.25V, Phase 1	35.0			μΑ	
Leakage	V _{OUT} = V _{EE} + 1.5V, Phase 2			0.6	μΑ	
VEE		1	· .			
Logical "0," Sink	Cap 2 = $V_{DD} - 4.2V$, Phase 3	250.0			μΑ	
	V _{OUT} = V _{DD} - 3.95V					
Input Debounce	Test Input Open					
Cycle, Mode	Osc. In Freq = 32.768 kHz	120		260	ms	
Set ("0" to "1" Transition)		120		260	ms	
Set ("1" to "0" Transition)		60		130	ms	
Start/Stop		60		130	. ms	
Supply Current (IDD)	$T_A = 25^{\circ}C$, $I_{EE} = 1 \mu A$,					
Doubler Operation	f = 32,768 Hz, VDD - VSS =		3.0	6.0	μΑ	
Tripler Operation	1.6V, (Note 1)		6.0	8.0	μΑ	
Supply Voltage (VEE)	$T_A = 25^{\circ}C$, $C = 0.047 \mu\text{F}$,					
Doubler Operation	$I_{EE} = 1 \mu A$, $f = 32,768 Hz$,	2.5			V	
Tripler Operation	$V_{DD} - V_{SS} = 1.5V$,	3.8			. V	
	(Figure 9), (Note 2)					

Note 1: In oscillator network shown in Figure 4.

Note 2: External capacitors connected as shown in Figure 9.

functional description

A block diagram of the MM5890 chronograph chip is shown in *Figure 1* with the chip pad layout shown in *Figure 2*.

Time Base: The precision time base of the chronograph is provided by connecting a crystal controlled RC network to the on-chip CMOS inverter/amplifier as shown in Figure 3. For proper operation the network should be tuned to 32.768 kHz. Resistor R1 is used to bias the on-chip inverter for class A amplifier operation. Resistor R2 is used to: a) reduce the voltage sensitivity of the network; b) limit the power dissipation in the quartz crystal; and c) provide added phase shift for good start-up and low voltage operation. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for CL = 13 pF. Tuning to better than 2 ppm is easily obtainable. The 32 Hz output can be used to monitor the oscillator frequency during initial trimming without disturbing the network itself.

DISPLAY CONTROL

Watch Mode: When used as a watch, the MM5890 has two display modes. The first mode displays the HOUR in digit positions 1 and 2, the MINUTE in digit positions 3 and 4, the DATE in digit positions 5 and 6 and the DAY-OF-THE-WEEK (Figure 5). The second mode will display SECONDS in digit positions 5 and 6 instead of the DATE. Depressing the Set/Display switch will change the watch from one mode to the other.

Leading zero values of the DATE and HOUR are blanked. The circuit contains a 4 year calendar which will automatically reset the Date Counter to 1 and advance the Month Counter at the end of each month (except for February in Leap Year). The character display font is shown in *Figure 6*.




FIGURE 2. Chip Pad Layout




FIGURE 3. Connection Diagram




FIGURE 4. Crystal Oscillator Network




FIGURE 5. Display Format




FIGURE 6. Display Font

Stopwatch Mode: Depressing the Mode Switch will switch the watch from the normal watch mode to the stopwatch mode. When used as a stopwatch, the MM5890 displays the stopwatch MINUTE in digit positions 1 and 2, the stopwatch SECOND in digit positions 3 and 4, and the stopwatch 1/100 SECOND in digit positions 5 and 6. Depressing the Start/Stop Switch will either start the stopwatch if it is not counting or stop it if it is counting.

Depressing the Set switch will activate the Split Time mode. In this mode the watch will freeze the time showing on the display at the instant the Set switch is depressed. The stopwatch continues counting and the colon will begin blinking at a 1 Hz rate to indicate the continuing count. Depressing the Start/Stop switch will stop or start the stopwatch counters. The colon will remain "ON" in the Split Time mode if the stopwatch is not counting. The Split indicator (refer to Figure 5) will be "ON" during the Split Time mode. Depressing the Set switch while the watch is in the Split Time mode will return the accumulated time in the stopwatch to the display and the Split indicator will turn "OFF."

Depressing the Set switch while the stopwatch is not running and is not in the Split Time mode will clear the stopwatch counters to a zero count. Depressing the Mode switch while the stopwatch mode is active will transfer the watch to the normal watch mode. This transfer will not affect the stopwatch function and the stopwatch will continue performing the same function until the stopwatch mode is again activated with the mode switch.

Setting Control: A normally open switch connected to the Cycle input is used in conjunction with the Set/ Display input to set the MONTH, DATE, DAY-OF-THE-WEEK, HOUR, MINUTE and synchronize the SECOND information.

HOUR: With the watch in the watch mode depressing the Cycle switch will put the watch in the Set Hour mode. The HOUR information will be in digit positions 1 and 2 with either an A or a P in digit position 4 indicating AM or PM. While in this mode, depressing the Set/Display switch will cause the HOUR counter to advance at a 1 Hz rate until the switch is released.

MINUTE: Depressing the Cycle switch while the watch is in the Set Hour mode will put the watch in the Set Minute mode with the MINUTE information displayed in digit positions 3 and 4. Depressing the Set/Display switch will advance the MINUTE counter at a 1 Hz rate and activate the Hold mode.

DAY-OF-THE-WEEK: Depressing the Cycle switch while the watch is in the Set Minute mode will place it in the Set Day mode with the DAY-OF-THE-WEEK displayed. Depressing the Set/Display switch will change the DAY-OF-THE-WEEK at a 1 Hz rate until the switch is released.

DATE: Depressing the Cycle switch while the watch is in the Set Day mode will advance it to the Set Date mode with the DATE (day of the month) displayed in digit positions 5 and 6. Depressing the Set/Display switch while the watch is in the Set Date mode will advance the DATE at a 1 Hz rate until the switch is released.

Month: Depressing the Cycle switch while the watch is in the Set Date mode will advance it to the Set Month mode with the Month displayed in digit positions 5 and 6 and the Month indicator "ON." Depressing the Set/Display switch while in this mode will advance the Month counter at a 1 Hz rate until the switch is released.

Depressing the Cycle switch while the watch is in the Set Month Mode will place the watch in the normal display mode with HOUR, MINUTE, DATE, and DAY-OF-THE-WEEK information displayed.

Hold: If the Hold mode was activated while in the Set Minute mode the colon will not blink in the normal time display but remain on continuously. The SECOND counter is held at 00, forcing the watch to remain at the displayed time. Depressing the Set/Display switch will switch the watch to the alternate time display mode (HOUR, MINUTE, SECOND, and DAY-OF-THE-WEEK) and release the SECOND counter allowing normal operation to begin. While in any of the Set modes, advancing the selected counter will not cause a roll-over of higher state counters. For example, advancing the HOUR counter from 11 PM to 12 AM will not cause the DATE or DAY-OF-THE-WEEK counters to advance.

A control state diagram for the MM5890 is provided in *Figure 7*.

Contact Bounce: Debounce circuitry is provided on the Set/Display, Cycle, Start/Stop, and Mode inputs to remove any logic uncertainty upon either closure or release of switches provided switch bounce settles within 120 ms (Set/Display release bounce must settle within 60 ms.)

12/24 Hour Option: 12/24 hour operation is controlled by the logical state of the 12 HR pad. Connecting the 12 HR pad to a logical "1" will cause the watch to operate in the 12 hour mode while connecting the 12 HR pad to a logical "0" will cause the watch to operate in the 24 hour mode.

Segment Outputs: The Segment outputs are designed to drive field-effect liquid crystal displays. Each display segment has its own output which supplies the proper 32 Hz drive signal. By definition, the segment is "OFF" when its drive signal is in phase with the Back Plane drive signal (BP/32 Hz) and the segment is "ON" when the drive signal is 180° out of phase with the Back Plane drive signal (refer to Figure 8).

BP/32 Hz: This input/output pad is under control of the Test input. When Test is open or at a logical "0," a 32 Hz signal is provided at BP/32 Hz which is used to drive the backplane of the LCD unit or to monitor the oscillator frequency. If Test is at a logical "1," the BP/32 Hz pad is converted into an input and any frequency connected to it will replace the normal internal 32 Hz signal. This feature allows high speed testing of all timekeeping and stopwatch counters.





FIGURE 7. Control State Diagram



Test: This input is used to control the BP/32 Hz pad as described above. When Test is at a logical "1" the phase-control is disconnected from the segment drive outputs and the segment information is referenced to a logical "0" backplane. Switching the Test input from a logical "0" to a logical "1" generates a reset pulse that will reset the counters to Sunday, 1 AM on January the first. All stopwatch counters will be set to 00 and the watch will be placed in the normal time display mode.

SW Disable: This input is used to control accessability to the stopwatch functions. If SW Disable is at a logical "0" the Mode switch can be used to activate the stopwatch functions. If SW Disable is at a logical "1" the Mode switch is inoperative and the stopwatch functions are locked out.




FIGURE 9. Typical Application



MM58104 direct drive LED watch general description

The MM58104 is a low threshold voltage, ion-implanted, metal-gate CMOS integrated circuit that provides or controls all signals needed for a 3 1/2 digit 3-function or a 4-digit 4-function LED watch. The display format is 12 hours. The circuit time base is a 32,768 Hz crystal controlled oscillator. This time base frequency is successively divided to provide drive signals for a multiplexed 7-segment LED display. Upon demand MM58104 will display HOURS-MINUTES or SECONDS when it is used as a 3-function watch and will also display DATE when it is used as a 4-function watch. The outputs will directly drive a 7-segment LED display. The device operates from a single 2.4V to 4.0V supply. The MM58104 is available as unpackaged die suitable for hybrid assembly or in 40-lead dual-in-line packages for evaluation purposes.

features

- 32,768 Hz crystal control oscillator
- Single 3V supply
- Low power dissipation (15µW typical)
- 3 1/2 digit (3-function) or 4-digit (4-function) option
- 12 hour display format
- Simple display/set controls
- Direct drive outputs for LED's
- Display brightness control
- On-chip oscillator bias network

functional description

A block diagram of the MM58104 digital watch chip is shown in *Figure 1*. A chip pad layout is shown in *Figure 2* and package connection diagram in *Figure 3*.

block diagram




FIGURE 1.

chip pad layout




FIGURE 2.

connection diagram (Top View)




FIGURE 3.

absolute maximum ratings

Voltage at Any Pin Operating Temperature Range Storage Temperature Range V_{DD} - V_{SS} $V_{SS} = 0.3V$ to $V_{DD} + 0.3V$ -5° C to $+70^{\circ}$ C -25° C to $+85^{\circ}$ C 5V max 300° C

Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 $\rm T_A$ within operating temperature range, $\rm V_{SS}$ = GND, 2.4 \leq $\rm V_{DD} \leq$ 4.0V, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Oscillator Start Voltage	T _A = 25°C	2.7			V	
Input Voltage Levels @ Display 3,	V _{DD} = 3.0V					
Display 4, Set						
Logical "1"		1/2 V _{DD}		V _{DD}	V	
Logical "0"	300 kΩ Internal Pull-Down to V _{SS}		Open			
Input Voltage Levels @ 4 Hz/	V _{DD} = 3.0V					
Test Freq, Dtcycl						
Logical "1"		V _{DD} -0.25		V _{DD}	V	
Logical "0"		V _{SS}		V _{SS} +0.25	V	
Input Voltage Levels @ Lamp, Test	V _{DD} = 3.0V					
Logical "1"	1 M Ω Internal Pull-Up to V _{DD}		Open			
Logical "0"		V _{SS}		V _{SS} +0.25	V	
Input Current @ Display 3, Display 4, Set	$V_{IN} = V_{DD}$, Sink Only, $V_{DD} = 3.0V$		30	50	μΑ	
Input Current @ Lamp and Test	V _{IN} = V _{SS} , Source Only, V _{DD} = 3.0V		30	50	μΑ	
Output Current Levels @ Segment Drivers	$V_{DD} = 2.7V$				μ.,	
"ON" Source	$V_{OUT} = V_{DD} - 0.5V$	7	10	15	mA	
"OFF"	$V_{OUT} = V_{SS} + 1.1V$	'	10	50	μA	
Output Current Levels @ Digit Drivers	V _{DD} = 2.7V			50	, μΛ	
"ON" Sink	$V_{OUT} = V_{SS} + 0.6V$	50	70		4	
"OFF"	$V_{OUT} = 2.0V$, All Digit Drivers	30	70 .	2	mA μA	
	Tied in Parallel					
Output Current Level @ COLON	V _{DD} = 2.7V					
"ON" Sink	$V_{OUT} = V_{SS} + 0.7V$		6		mA	
"OFF"	$V_{OUT} = V_{DD} - 1.6V$			0.5	μΑ	
Output Current Levels @ 4096 Hz.	V _{DD} = 3.0V			0.0	μ	
4 Hz/Test Freq.						
Logical "1," Source	$V_{OUT} = V_{DD} - 0.5V$	10			μΑ	
Logical "0," Sink	$V_{OUT} = V_{SS} + 0.5V$	10			μΑ	
Supply Current (IDD)	f = 32,768 Hz, T _A = 25°C,		5	10	μΑ	
	V _{DD} = 3.0V, Unused Inputs Open,		J .	10	. μΑ	
	Outputs Open					
Supply Current (IDD)	T _A = 25°C, V _{SS} , OSC IN & Dtcycl @ GND,		0.05	1	^	
	V _{DD} = 3.0V, Unused Inputs Open,	·	0.00	'	μΑ	
	Outputs Open					
Input Capacitance	f = 1.0 MHz		,			
OSC OUT	V _{IN} = 0.0V		8	İ	pF	
CAP	All Other Pads GND	ľ	37	-	рF	
All Others			- 1	. 5	pF	
Input Voltage Level @ DIM	V _{DD} = 3.0V	.		ľ	•	
Positive-Going Threshold (V _{T+})			1.5	.	V	
Negative-Going Threshold (V_{T-})			1.0	1	v	
$V_{T+} - V_{T-}$ Hysteresis			0.5		V	
Input Current @ DIM	V _{IN} = V _{SS} , V _{DD} = 3.0V, Source Only			0.3	μΑ	

Time Base: The precision time base of the watch is provided by the interconnection of a 32,768 Hz quartz crystal and the RC network shown in Figure 4 together with the CMOS inverter/amplifier provided between the oscillator in and oscillator out terminals. Resistor R1 is necessary to bias the inverter for class A amplifier operation. Resistor R2 is required in order to (a) reduce the voltage sensitivity of the network; (b) limit the power dissipation in the quartz crystal; and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1, C2 and C3 provide the parallel load capacitance required for precise tuning of the quartz crystal. The RC network except the trim capacitor C3 is integrated on-chip.

The network shown provides > 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for $C_L = 12$ pF. Tuning to better than ± 2 ppm is easily obtainable.

The 4096 Hz output or 4 Hz output can be used to monitor the oscillator frequency during initial tuning without disturbing the network itself.

Display Multiplexing: Outputs from each counter are time-division multiplexed to provide digit-sequential access to the time data. Thus, instead of requiring 28 leads to interconnect a four digit (7 segments/digit) watch, only 11 output leads are required. The character display font and segment identification is shown in Figure 5. Figure 6 shows the interconnection of a LED watch system. The 4-digit outputs, colon output and the

7-segment outputs of the MM58104 are designed to interface directly with the NSC0101 LED display. The four digits of the LED display are multiplexed with a 25% duty cycle, 1024 Hz signal during Display. The digit drivers are turned off by the internally generated inter-digit blanking signal during the change of digits to allow the segments to change without "ghosting" of the Display. When MM58104 is used as shown in the typical application of *Figure 6*, the segment on currents are typically 9 mA. The NSC0101 LED Display gives excellent brightness under these drive conditions.

The switch inputs "Display 3" and "Display 4" of the MM58104 are to be used for 3 and 4-function LED watches, respectively. However, "Display 3" can be connected to an inertial switch for HOURS-MINUTES Display in a 4-function watch. In subsequent paragraphs, the term "Display" will take the place of "Display 3" and/or "Display 4," unless otherwise specified.

Time Display: The DATE and HOUR-MINUTES/SECONDS displays are controlled by a normally open switch connected to "Display" input as shown in *Figure 6.* DATE or HOUR is displayed in digit positions 1 and 2. MINUTE or SECOND is displayed in digit positions 3 and 4. Colon output will be "ON" except when the Display involves DATE. The two colon dots are to be connected in parallel with their anodes to V_{DD} and cathodes to the "COLON" output.

Closure of the "Display" switch will cause HOUR-MINUTES to be displayed for 1.25 ±0.125 seconds.




FIGURE 4. Crystal Oscillator Network

Holding the "Display" switch closed after the time-out of HOUR-MINUTES display will cause SECONDS to be displayed until the "Display" switch is open. SECONDS will blink while displayed. Each value is visible for, 0.25 second and blank for 0.75 second. HOURS digits can display values 1—12 with an AM indicator, which is the F segment of digit 1. Leading zero values of hours are blanked. MINUTES or SECONDS digits can display values from 00 to 59. All zero values of minutes or seconds are displayed.

Closure of the "Display 4" switch twice before the time-out of HOURS-MINUTES display will cause DATE to be displayed for 1.25 ± 0.125 seconds. Holding the "Display" switch closed will continue DATE display until the switch is open. Date digits can display values from 1 to 31. Leading zero values of Date are blanked.


Time Setting: A normally open switch connected to the "Set" input is used in conjunction with the "Display" switch to set date, hours, minutes and synchronize seconds.

DATE: Closure of the "Display 4" switch twice and holding it closed will cause DATE to be displayed

continuously. Closure of the "Set" switch will then advance DATE at a 2 Hz rate until the "Set" or both switches are opened. Seconds, Minutes and Hours counters continue normal counting during this condition.

HOURS: Closure of the "Set" switch will cause HOURS-MINUTES to be displayed and will advance HOURS at a 2 Hz rate until the "Set" switch is opened. Seconds and Minutes counters continue normal counting during this condition.

MINUTES: Closure of both "Display" and "Set" switches will cause HOURS-MINUTES to be displayed and will advance MINUTES at a 2 Hz rate after both switches have been closed for 0.75 to 1.0 seconds. When the minutes count is correct, opening the "Set" switch while keeping the "Display" switch closed will cause HOURS-MINUTES to be displayed and Hold the watch. HOURS-MINUTES will blink while displayed, visible for 0.25 second and blank for 0.75 second. The seconds counter is reset and held at 00 during Minutes setting or during the Hold Mode. All counters resume their normal counting when both "Set" and "Display" switch closed, switches are opened. With the "Display" switch closed,



SEGMENT IDENTIFICATION



FIGURE 5. Character Display Font

a closure of the "Set" switch for less than 0.75 second will reset the seconds counter to 00 without advancing the minutes.

There is no roll-over of the higher counters while the lower time counters are being set. For example, while setting Minutes a 59 to 00 transition will not advance the Hours counter.

Contact Bounce: Debounce circuitry is provided on the "Display" and "Set" inputs to remove any logic uncertainty upon either closure or release of switches provided switch bounce settles within 20 ms.

Display Brightness Control: The display brightness is a function of digit on-time which is a fraction of the digit multiplexers. The digit on-time varies from 1/8 to 7/8 of the digit multiplexer in steps depending on the logical levels of both "DIM" and "DTCYCL" inputs as shown in Table I. The "DIM" input has an internal pull-up resistor which will hold the open input at a logical "1." The logical levels at the "DIM" input can be established by a network as shown in Figure 6.

Test Points: Four pads are provided for test purposes.

4096 Hz: is an output. A 4096 Hz symmetrical signal is brought out for oscillator tuning.

4 Hz/TEST FREQ: is an input/output under the control of "TEST." When "TEST" is open or at a logical "1," a 4 Hz signal will appear on the "4 Hz/TEST FREQ pad." If "TEST" is at a logical "0," the "4 Hz/TEST FREQ pad" becomes an input and any frequency connected to it will replace the normal internal 4 Hz signal. This feature is provided to allow high speed functional testing of the watch system.

TEST: is an input. It is used to control "4 Hz/TEST FREQ" as described above. An internal pull-up resistor will normally hold the "TEST" input to a logical "1."

LAMP: is an input. When "LAMP" is at logical "0," all segments will be forced to an "ON" condition under control of the normal 25% duty cycle of the digit drivers. An internal pull-up resistor will normally hold the "LAMP" input to a logical "1."




FIGURE 6. Typical Application of MM58104 in LED Digital Watch System

TABLE I. Display Brightness Control

DTCYCL	DIM	DIGIT ON-TIME (Fraction of Digit Multiplexer)
1	1	7/8
1	0	2/8
0	1	4/8
0	0	1/8

Watches




MM58115 digitally tuned direct drive 6-function LED watch general description

The MM58115 is a low threshold voltage, ion-implanted, metal-gate CMOS integrated circuit that provides or controls all signals needed for a 4-digit, 6-function LED watch. The display format is 12 hours. The circuit time base is a 32,768 Hz crystal controlled oscillator. This time base frequency is successively divided to provide drive signals for a multiplexed 9-segment, alphanumeric LED display of HOURS-MINUTES, DAY-DATE, MONTH-DATE or SECONDS upon demand. A month counter is provided to control the count sequence of the Date counter. Inputs are also provided to digitally tune the time base (i.e., no tuner capacitor is required). The MM58115 uses one button for display purposes. Both segment and digit outputs can be directly interfaced with 100 mil LED displays of the NSC9101 type. Special circuitry is included to provide uniform digit-todigit brightness. The device operates from a single 2.4V to 4V supply. The MM58115 is available as unpackaged die suitable for hybrid assembly or in a 40-lead dual-inline package for evaluation purposes.

features

- No external parts except the battery, LED display and crystal
- Single button display control
- Direct drive outputs
- Digital tune network
- Uniform display brightness
- 32,768 Hz crystal controlled operation
- Single 3V supply
- Low power dissipation (10 μ W typ)
- Seconds, Minutes, Hours, Day-of-Week, Date and Month operation
- 4 year calendar
- 4-digit, 6-function, 12-hour display format
- Simple display/set controls
- Alphanumeric display
- Display brightness control
- AM/PM indication during set hours
- Month indication during set month
- Test features

block diagram



absolute maximum ratings

electrical characteristics

 $T_{\mbox{A}}$ within operating temperature range, VSS = Gnd, $2.4 \le V_{\mbox{DD}} \le 4V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Oscillator Start Voltage	T _A = 25°C	2.7			٧.	
Input Voitage Levels at Cycle,						
Set/Display, Hour/Min						
Logical "1"	100 kΩ Internal Pull-Down	1/2V _{DD}		V _{DD}	· v	
Logical "0"	to VSS		Open			
Input Voltage Levels at 4 Hz/						
Test Frequency						
Logical "1"		V _{DD} −0.25		V _{DD}	v	
Logical "0"		VSS		V _{SS} +0.25	V	
				00		
Input Voltage Levels at Lamp, Test Logical "1"	100 k Ω Internal Pull-Up to VDD		Open			
Logical "0"	100 ksz internal Fun-Op to VDD		Open	V _{SS} +0.25	\ _\	
		V _{SS}		VSS+0.25	\	
Input Voltage Levels at Duty Cycle				· .		
Logical "1"	No Pull-Up (Must Be Bonded)		VDD		V	
Logical "0"			. V _{SS}		V	
Input Voltage Levels at Dim	Duty Cycle = VSS					
display duty cycle = 21.875%	5 MΩ Pull-Down to VSS	Open		V _{SS} +0.3	· V	
display duty cycle = 9.375%		V _{DD} 0.5		V _{DD}	V	
Input Voltage Levels @ A/D, P1-P8	10 MΩ Internal Pull-Down to					
Logical "1"	VSS	V _{DD} -0.25V		VDD	- v	
Logical "0"			Open			
Input Current at Cycle, Set/Display,	$V_{DD} = 3V$, $V_{IN} = V_{DD}$,		30	50	μΑ	
Hour/Min	Sink Only			1.1	, ,,,,	
		• •	30	50		
Input Current at Lamp, Test	VDD = 3V, VIN = VSS, Source Only		30	. 50	μΑ	
	•					
Input Current @ A/D, P1, P2, P4, P8	$V_{DD} = 3V$, $V_{IN} = V_{DD}$					
Logical "1"	A			350	nA	
Logical "0"						
Input Capacitance	f = 1 MHz, V _{IN} = 0V, All Other					
	Pads Gnd					
Osc. Out			8		pF	
CAP 1	·		. 37		pF	
CAP 2			15		pF	
All Others	\$ 100 miles			5	pF	
Output Current Levels at Segment Drivers	V _{DD} = 2.7V					
"ON," Source	V _{OUT} = V _{DD} — 0.5V	7	10	15	mA	
"OFF," Leakage	V _{OUT} = V _{DD} - 1.1V			50	μΑ	

electrical characteristics (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Current Levels at Digit Drivers	V _{DD} = 2.7V				
"ON," Sink (6 or 7-segment display)	$V_{OUT} = V_{SS} + 0.6V$	50	70		mA
(5 or 4-segment display)	If Colon is "ON," Add 2 mA		60% of 6	or 7-segment	current
(1, 2 or 3-segment display)	to Digit 4 Sink Current		46% of 6	or 7-segment	current
"OFF," Leakage	V _{OUT} = 2V, All Digit Drivers			2	μΑ
	Tied in Parallel				
Output Current Levels at 4 Hz/Test		·			
Freq, 4096 Hz, 8 Sec.					1
Logical "1," Source	VOUT = VDD - 0.6V	10			μΑ
Logical "0," Sink	$V_{OUT} = V_{SS} + 0.6V$	10			μΑ
Supply Current (IDD)	T _A = 25°C, f = 32,768 Hz,		3.5	7	μΑ
	Unused Inputs Open, Outputs				· '
	Ореп				
Supply Current (IDD)	TA = 25°C, VSS, Osc. In, Duty		0.05	1.5	μΑ
	Cycle Control at Gnd, VDD = 3V,				'
	Unused Inputs Open, Outputs				
	Open				

functional description


A block diagram of the MM58115 direct drive digital watch is shown in *Figure 1*. The chip pad layout is shown in *Figure 2* and package connection diagram in *Figure 3*.

Time Base: The precision time base of the watch is provided by the 32,768 Hz crystal controlled oscillator, which consists of quartz crystal, a CMOS inverter/amplifier and the RC network shown in Figure 4. Resistor R1 biases the inverter for class A amplifier operation. Resistor R2 (a) reduces the voltage sensitivity of the network; (b) limits the power dissipation in the quartz crystal; and (c) provides added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and CEFF in series provide the parallel

load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for C_L = 12 pF and a 5–36 pF trim capacitor. If digital tuning is used, the tuning range is ± 114 ppm and no trim capacitor is required.

Cap 1: This pin is used with Oscillator Out to add more capacitance to the oscillator RC network shown in Figure 4.

Cap 2: This pin is used with Oscillator In to form the RC network shown in *Figure 4* if the digital tuning is to be used.



Display Control: The TIME and DATE display sequence is controlled by normally open switches connected to SET/DISPLAY, and HOUR/MINUTE (inertial switch) inputs. With the display "OFF," depressing the SET/ DISPLAY switch will activate the HOUR-MINUTE display. This display will remain "ON" for 1.25 seconds ±0.125 seconds. If the switch is still held in at the end of this time out, SECONDS will be displayed blinking "ON" for 0.25 seconds and "OFF" for 0.75 seconds until the SET/DISPLAY switch is released. If during the HOUR-MINUTE display, the SET/DISPLAY switch is released and depressed a second time, the date will be displayed as DAY-DATE. The DAY-DATE display will remain "ON" for 1.25 seconds ±0.125 seconds and turn "OFF" automatically if the SET/DISPLAY switch has been released. Holding the SET/DISPLAY switch past the display time out will cause the watch to display MONTH-DATE information until the SET/DISPLAY switch is released or until the SET/DISPLAY switch has been depressed longer than 2.0 seconds ±0.125 seconds. If held longer than 2 seconds, the MONTH-DATE display will return to DAY-DATE display. MONTH-DATE and DAY-DATE display will continue to alternate until the SET/DISPLAY switch is released. DAY-DATE will be displayed for 1.25 seconds and MONTH-DATE will be displayed for 0.75 seconds before the sequence starts to repeat. TIME may also be displayed in the MM58115 by activating the HOUR/MINUTE input. The HOUR/MINUTE input is used with an inertial switch that is normally open. Closing the switch activates the HOUR/MINUTE display. This display will remain "ON" for 1.25 seconds ±0.125 seconds and then turn "OFF" automatically.

Time Setting: The setting sequence is controlled by a normally open switch connected to the Cycle Input. Depressing the CYCLE switch will advance the watch to the next set mode. Figure 5 is a flow diagram showing the display and set functions for the MM58115.

Set Hour Mode: With the watch in the normal Run mode and the display "OFF," depressing the CYCLE switch will put the watch into the Set Hour Mode. In this mode, HOURS will be displayed in digit positions 1 and 2 followed by the colon. An A or a P will be displayed in digit position 4 to indicate AM or PM, respectively. Depressing the SET/DISPLAY switch will advance the HOURS counter at a 2 Hz rate. If neither the SET/DISPLAY switch nor the CYCLE switch are

Note 1. 32,768 Hz anti-resonant quartz crystal, C_L = 12 pF

depressed for 5.25 seconds ± 0.125 seconds, the watch will automatically return to the Run mode. Depressing the CYCLE switch while in the Set Hours mode will advance the watch to the Set Minutes mode.

Set Minutes Mode: The Set Minutes mode will display minutes in digit positions 3 and 4 preceded by the colon. Depressing the SET/DISPLAY switch while still holding in the CYCLE switch will enable the hold flag but will not allow advancement of the MINUTE counter. Depressing the SET/DISPLAY switch after the CYCLE switch has been released resets and holds the SECOND counter, enables the hold flag, and advances the MINUTE counter at a 2 Hz rate. If neither switch is depressed for 5.25 seconds ±0.125 seconds while the watch is in the Set Minutes mode, the watch will automatically return to the Run mode if minutes have not been set. Depressing the CYCLE switch while in Set Minutes mode will advance the watch to the Set Day Mode.

Set Day Mode: The Set Day mode will display DAY-OF-THE-WEEK in digit positions 1 and 2. Depressing the SET/DISPLAY switch while in the Set Day mode will advance the DAY counter at a 2 Hz rate. If neither switch has been depressed for 5.25 seconds ±0.125 seconds while in the Set Day mode, the watch will automatically return to the Run mode if the hold flag was not set or will jump to the Hold mode if the hold flag was set. Depressing the CYCLE switch while in the Set Day mode will advance the watch to the Set Date mode.

Set Date Mode: The Set Date mode will display DATE in digit positions 3 and 4. Depressing the SET/DISPLAY switch while in the Set Date mode will advance the DATE counter at a 2 Hz rate. If neither the SET/DISPLAY nor the CYCLE switches have been depressed for 5.25 seconds ±0.125 seconds while in the Set Date mode, the watch will automatically return to the Run Mode if the hold flag was not set. Depressing the CYCLE switch while in the Set Date mode will advance the watch to the Set Month mode.

Set Month Mode: The Set Month mode will display MONTH in digit positions 3 and 4 and an M in digit position 1. Depressing the SET/DISPLAY switch while in the Set Month mode will advance the MONTH counter at a 2 Hz rate. If neither the SET/DISPLAY nor the cycle switches have been depressed for 5.25 seconds ±0.125 seconds while in the Set Month mode, the watch




FIGURE 4(a). Oscillator RC Network

FIGURE 4(b). Oscillator RC Network If Digital Tuning is Used.


will automatically return to the Run mode if the hold flag was not set, or will advance to the Hold mode if the hold flag was set. Depressing the Cycle switch while in the Set Month mode will advance the watch to the Hold mode if the hold flag was set; otherwise, the watch will advance to the Run mode.

Hold Mode: In the Hold mode the SECOND counter is held at 00, and the HOUR-MINUTE display will blink "ON" for 0.25 seconds and "OFF" for 0.75 seconds. Depressing the SET/DISPLAY switch will place the watch in the display HOUR/MINUTE mode for 1.25 seconds ±0.125 seconds. Depressing the Cycle switch while in the Hold mode will advance the watch to the Set Hour mode. There is no roll-over of the next higher counter while a counter is being set at a 2 Hz rate.

Month Counter: The MONTH counter provides "smart Date." The DATE counter will count 28 days in February, 30 in April, June, September and November, and 31 in the remaining months.

Contact Bounce: Debounce circuitry is provided on the SET/DISPLAY, CYCLE, and HOUR/MINUTE inputs to remove any logic uncertainty upon either closure or release of the switches. 100 ms debounce protection is provided for SET/DISPLAY and CYCLE inputs and 200 ms protection is provided for the HOUR/MINUTE input.

Display Multiplexing: The counter data selected to be displayed is time-division multiplexed to provide digit-sequential presentation to the LED display. This reduces the number of outputs required to drive the 4-digit display to thirteen (9-segment drivers and 4-digit drivers). The display font is shown in Figure 6. Figure 8 is a schematic diagram of a typical LED watch using the MM58115 watch chip. The segment and digit drivers are designed to interface directly with the LED display. The four digits of the LED display are multiplexed with a 23% duty cycle, 1024 Hz signal during the display period. The digit drivers are disabled for 32µs at the beginning of each digit enable time to allow the segment



decoding circuitry adequate time to switch to the next digit's information. This eliminates the possibility of "ghosting" information between digits.

Colon Output: Colon information is present on the "h" and "i" segment outputs during digit position 4.

Dim Input: The Dim Input is a 2-level input. This input has a pull-down to VSS to hold it normally at a logical "0." In this condition with Duty Cycle Control at VSS the display will normally be at maximum intensity. With the Dim input at VDD, the display will be at 3/7 of the full intensity. If the Dim input is at VDD and the Duty Cycle Control input is at VSS; maximum intensity will be 3/7 of full intensity. With the Dim input at VDD, the display intensity will be reduced to 1/7 of full intensity. Figure 7 shows the switching threshold ranges for the Dim Input.

Duty Cycle Control: The Duty Cycle Control Input is used with the Dim Input to determine the intensity of display. The duty cycle range is shown in *Figure 7*.

Digital Tuning: To digitally tune the time base, A/D, P1, P2 P4 and P8 inputs are used. A/D input either adds or deletes pulses into the counter chain. P1, P2, P4 and P8 inputs determine the number of pulses to be added or deleted from the counter chain in a specific time period. Each pulse added or deleted "tunes" the time base by 7.6 ppm. An 8-second output pad is provided to easily check the time base frequency. When A/D is open (internal pull-down to VSS) or at VSS, pulses are deleted. If A/D is tied to VDD, pulses are added into the counter chain. P1, P2, P4 and P8 inputs have internal pull-downs to VSS, which is a logical "0." When these inputs are tied to VDD, they are at a logical "1." Table I shows the tuning range for each input code. If the Digital Tuning scheme is not used, leave all inputs open.





FIGURE 6. Display Font



DUTY CYCLE CONTROL	DIM INPUT	DISPLAY TIME/DIGIT	DISPLAY CONDITION
Vss	> V _{DD} - 0.5V	9.375%	Low Ambient Light
	< V _{SS} + 0.3V	21.875%	High Ambient Light
V _{DD}	$> V_{DD} - 0.5V$	3.125%	Low Ambient Light
	$< V_{SS} + 0.3V$	9.375%	High Ambient Light

FIGURE 7. Dim Input Levels

Test Points: Five pads are provided for test purposes.

8 Seconds: This output is used with A/D, P1, P2, P4 and P8 to digitally tune the time base frequency.

4096 Hz: This pad outputs a 4096 Hz signal that can be used for oscillator tuning.

4 Hz/Test Frequency: This is an input/output pad under the control of the Test input pad. When "Test" is at a logical "0," the 4 Hz/Test Freq pad becomes an input and any frequency connected to it will replace the normal internal 4 Hz signal. This feature is provided to allow high speed functional testing of the watch system. When "Test" is open or at a logical "1," a 4 Hz output will appear on the 4 Hz/Test Freq pad.

Test: This pad is used as an input to control the 4 Hz/ Test Freq pad. An internal pull-up resistor will normally hold "Test" at a logical "1." Changing the Test input from a logical "1" to a logical "0" will generate a reset pulse which will set the internal counters to 1 AM on Sunday, January the first. The watch is now in a known state for testing.

Lamp: When the Lamp input is at a logical "0," all segments of the display will be forced to an "ON" condition under control of the normal 23% duty cycle of the digit drivers. An internal pull-up resistor will normally hold the Lamp input at a logical "1."

TABLE I. Digital Tuning Table

P1	P2	P4	P8	Δ f (ppm)
0	0	0	0	0
1	0	0	0	7.63
0	1	0	0	15.26
1	1	0	0	22.89
0	0	1	0	30.52
1	0	- 1.	0	38.15
0	1	1	0	45.78
1	1	1	0	53.41
0 -	0	0	1	61.04
1	0	0	1	68.57
0	. 1	0	1	76.29
1	1	.0	1	83.92
0	0	1.	1	91,55
1	0	1	1	99.18
0	1	1	1	106.81
1.	1	1.	1	114.44

A/D is 1 to add to frequency
A/D is 0 to slow down frequency
Procedure: Monitor 4096 Hz output,
determine frequency shift desired,
bond A/D, P1, P2, P4, P8 to the correct
code. 8 second pad will be at the correct
frequency.




FIGURE 8(a). System Schematic for MM58115 LED Watch

functional description (Continued) VDD VSS PA SET/DISPLAY CYCLE DUTY CYCLE CONTROL CAP 2 OSC OUT CAP 1 NSC 9181 NSC 9181

FIGURE 8(b). System Schematic for MM58115 Digitally Tuned LED Watch

MM58119, MM58120 MM58117, MM58118,



Watches


MM58117, MM58118, MM58119, MM58120 LCD watch circuits general description

The MM58117, MM58118, MM58119, and MM58120 are low threshold voltage, ion implanted, metal-gate CMOS integrated circuits that provide or control all signals needed for a 3-1/2 digit LCD watch. The circuit time base is a 32,768 Hz crystal controlled oscillator. This time base frequency is counted down to provide proper signals to display Hours-Minutes information continuously with Month-Date or Seconds information available upon demand. Time is displayed in 12 hour format. 23 phase controlled outputs are available for direct drive of a 3-1/2 digit liquid output display (LCD). The 32 Hz output serves as the backplane drive for the LCD. All four parts operate on a single 1.3-1.7V supply. An on-chip voltage multiplier using external capacitors is used to provide the drive voltage for the display. The MM58117 and MM58118 have on-chip voltage doublers which provide 2.5V minimum at 1µA load current. The MM58119 and MM58120 have on-chip voltage triplers which provide 3.8V minimum at $1\mu A$ load current. Alternatively, the MM58117 and MM58119 provide a 256 Hz output pulse and the MM58118 and MM58120 provide a 1024 Hz output pulse that can be used to drive an inductive up-converter off chip. The Regulate input can be used to suppress this output

pulse to regulate the voltage generated. The Regulate pad is not present on the MM58117, MM58119 versions. A Test input can be used to convert the 32 Hz output into an input for testing the divider circuitry at a higher frequency. All four parts are available as unpackaged die suitable for hybrid assembly or in 40-lead dual-in-line packages for evaluation purposes.

features

- Direct continuous LCD drive capability
- 32,768 Hz crystal controlled operation
- Single 1.5V battery operation
- Low power dissipation
- 3-1/2 digit, 12 hour display
- 4 year calendar
- Seconds, Month, and Date display upon demand
- Colon display
- Simple 2 button sequential setting
- Auto reset feature (MM58118 and MM58120)
- On-chip capacitive voltage multiplier
- Regulated bipolar drive also available (MM58118. MM58120)



absolute maximum ratings

Voltage at OSC IN, OSC OUT, 256/1024 Hz VDD+0.3V to VSS-0.3V

Regulator, Set/Display, Cycle, Stop, Phase 3

Voltage at Any Other Pin V_{DD} +0.3V to V_{EE} -0.3V -5°C to +70°C Operating Temperature Range

-25°C to +85°C Storage Temperature Range

8.0V $V_{DD} - V_{EE}$

 $V_{DD} - V_{SS}$ 3.0V 300°C

Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 T_A within operating range, $V_{DD} - V_{SS} = 1.5V$, $V_{DD} - V_{EE} = 4.5V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Start Voltage	T _A = 25°C, (Note 1)	1.4			. V
Oscillator Sustaining Voltage	$T_A = -5^{\circ}C$, (Note 1)	1.3			v
Input Voltage Levels					
Set/Display, Cycle		1			
Logical "1"		V _{DD} -0.25		V _{DD}	V
Logical "O"	Internal Pull Down to VSS		Open		V
BP/32 Hz Input					
Logical "1"		V _{DD} -0.25		V _{DD}	V
Logical "0"		VEE		V _{EE} +0.25	. V
Test, Stop					
Logical "1"	Internal Pull Down to VEE	V _{DD} -0.25		VDD	V
Logical "0"	and the second second		Open		V
Input Current Levels					
Set/Display, Cycle	V _{IN} = V _{DD}	0.2		10.0	μΑ
Test	V _{IN} = V _{DD}			15	μΑ
Stop	V _{IN} = V _{DD} , V _{EE} = V _{SS} + 0.3V			0.5	μΑ
Input Capacitance	f = 1 MHz, V _{IN} = 0V			5	ρF
OSC IN,	All Other Pads GND			1.	•
	, and date 1 and 3 and			1	
Output Voltage Levels					
Segment Drivers					
Logical "1"	V _{OUT} = V _{DD} - 0.2V, V _{DD} - V _{EE} = 3V	4			μΑ
Logical "0"	V _{OUT} = V _{EE} + 0.2V, V _{DD} - V _{EE} = 3V	4			μΑ
BP/32 Hz Output	N	40			
Logical "1"	V _{OUT} = V _{DD} - 0.2V, V _{DD} - V _{EE} = 3V	40			μA Δ
Logical "0"	V _{OUT} = V _{EE} + 0.2V, V _{DD} - V _{EE} = 3V	40			μΑ
256/1024 Hz	V 000 V V 15V	20			
Logical "1"	$V_{OUT} = V_{DD} - 0.2V, V_{DD} - V_{SS} = 1.5V$	30] .]	μ Α μ Α .
Logical "0"	V _{OUT} = V _{SS} + 0.3V, V _{DD} - V _{SS} = 1.5V	300			μΑ
Output Current Levels Phase 3	$V_{DD} - V_{SS} = 1.4V, V_{DD} - V_{EE} = 4.2V$				
Logical "1," Source	V _{OUT} = V _{DD} - 0.25V, Phase 2 < 1.5 ms	7.5			μΑ
Logical "0," Sink	V _{OUT} = V _{SS} + 0.25V	35.0			μA
CAP 1	-001 -33	-5.0		1	
Phase 1, Source	V _{OUT} = V _{DD} - 0.25V	7.5		1	μΑ
Phase 2, Sink	V _{OUT} = V _{SS} + 0.25V	20.0			μΑ
Phase 3, Leakage	V _{OUT} = V _{DD} - 3.0V			0.6	μΑ
CAP 2					
Phase 1, Sink	V _{OUT} = V _{SS} + 0.25V	35.0] .	μ A
Phase 2, Leakage	V _{OUT} = V _{EE} + 1.5V			0.6	μΑ
VEE	1				
Phase 3, Sink	$CAP 2 = V_{DD} - 4.2V,$	250			μΑ
	V _{OUT} = V _{DD} - 3.95V		-		


electrical characteristics (Continued) TA within operating range, VDD - VSS = 1.5V, VDD - VEE = 4.5V unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (IDD)	$T_A = 25^{\circ}C$, $I_{EE} = 1\mu A$, $f = 32,768 Hz$,				
Doubler Operation	V _{DD} = 1.5V		3.0	5.0	μΑ
Tripler Operation			6.0	8.0	μΑ
Voltage Regulator Input Current	$V_{IN} = V_{DD} - 0.75$ MM58118, MM58120 $T_A = 25^{\circ}C$ Only		0.2	1.0	μΑ
Voltage Regulator Switching Threshold		V _{DD} -0.4		V _{DD} -1.1	V
256/1024 Hz Pulse Width		13		17	μs
Supply Voltage (VEE) Doubler Operation Tripler Operation	$\begin{cases} T_A = 25^{\circ}C, C = 0.047\mu\text{F}, \\ I_{EE} = 1\mu\text{A}, f = 32,768 \text{ Hz}, \\ V_{DD} - V_{SS} = 1.5V, (Figure 9), \\ (\text{Note 1}) \end{cases}$	2.5 3.8			V V


Note 1: In oscillator network shown in Figure 4.


functional description


A block diagram of the Watch Chip is shown in Figure 1. A chip pad layout is shown in Figure 2 and a package connection diagram in Figure 3.



The MM58117 and MM58118 contain an on-chip voltage doubler for display drive and the MM48119 and MM48120 contain an on-chip voltage tripler.







Time Base: The precision time base of the watch is provided by connecting a crystal controlled RC network to the on-chip CMOS inverter/amplifier as shown in Figure 4. For proper operation, the network should be tuned to 32,768 Hz. Resistor R1 is used to bias the on-chip inverter for class A amplifier operation. Resistor R2 is used to (a) reduce the voltage sensitivity of the network; (b) limit the power dissipation in the quartz crystal; and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for $C_1 = 13 \text{ pF}$. Tuning to better than 2 ppm is easily obtainable.




FIGURE 4. Crystal Oscillator Network

The 256/1024 Hz output or the 32 Hz output can be used to monitor the oscillator frequency during initial tuning without disturbing the network itself.

DISPLAY CONTROL

The Hour:Minute, Month Date, and Second displays are controlled by a normally open switch connected to the Set/Display input. Month and Hour are displayed in digit positions 1 and 2. Date, Minute, and Second are displayed in digit positions 3 and 4.

The circuit will normally display Hour and Minute with the colon flashing at a 1 Hz rate (Figure 5). Depressing the Set/Display switch will cause Month and Date to be displayed with no colon. The display will automatically return to Hour and Minute display 2.25 ± 0.25 seconds after the Set/Display switch has been released. Depressing the Set/Display switch a second time while the Month and Date are being displayed will cause the Second to be displayed until the Set/Display switch is again depressed, returning the display to Hour and Minute.

The MM58117 and MM58119 have an additional display mode that can be used by depressing the Cycle switch while the watch is in the first display mode described above. The second display mode will alternately display Hour:Minute and Month Date for a period of 2 seconds each. Depressing the Set/Display switch will cause the Second to be displayed. Depressing the Set/Display switch again will return the watch to the second display mode.




FIGURE 5. Time Display

Leading zero values of month, date, and hours are blanked. The circuit contains a 4 year calendar which will automatically reset the Date Counter to 1 and advance the Month Counter at the end of each month (except for February in Leap Year). The character display font is shown in *Figure 6*.




FIGURE 6. Character Display Font

SETTING CONTROL

A normally open switch connected to the Cycle input is used in conjunction with the Set/Display switch to set Month, Date, Hour, Minute, and synchronize Second information.

MM58118, MM58120

Hour: With the watch in the display mode, depressing the Cycle switch will put the watch in the Set Hour mode. In this mode the Hour will be displayed in digit positions 1 and 2 followed by the colon and either an A or a P (for AM or PM) displayed in digit position 4. While in this mode depressing the Set/Display switch will advance the Hour Counter at a 1 Hz rate until the Set/Display switch is released.

Minute: Depressing the Cycle switch while the watch is in the Set Hour mode will advance it to the Set Minute mode. In this mode the Minute will be displayed in digit positions 3 and 4 preceeded by the colon. Depressing the Set/Display switch while still holding the Cycle switch in will cause the Hold mode to be activated but will not advance the Minute counter. Depressing the Set/Display switch after the Cycle switch has been released will cause the Hold mode to be activated and will advance the Minute counter at a 1 Hz rate as long as the switch is held in.

Month: Depressing the Cycle switch while the watch is in the Set Minute mode will advance it to the Set Month mode. In this mode the Month will be displayed in digit positions 1 and 2 with no colon. Depressing the Set/Display switch will cause the Month counter to be advanced at a 1 Hz rate as long as the switch is held in.

Date: Depressing the Cycle switch while the watch is in the Set Month mode will advance it to the Set Date mode. In this mode the Date will be displayed in digit positions 3 and 4 with no colon. Depressing the Set/Display switch will cause the Date counter to be advanced at a 1 Hz rate as long as the switch is held in.

Hold: If the Hold mode was activated while in the Set Minute mode, depressing the Cycle switch while in the Set Day mode will advance the watch to the Hold mode. In this mode Hour:Minute will be displayed flashing at a 1 Hz rate. The Second counter will be held at 00. Depressing the Set/Display switch will advance the watch to the normal run mode with Month:Date displayed and release the Second counter to begin normal operation. Depressing the Cycle switch will place the watch in the Set Hour mode with the Hold mode still activated. If the Hold mode was not activated while in the Set Minute mode, depressing the Cycle switch while in the Set Date mode will advance the watch to the Run mode with Hour:Minute displayed.

While in any of the above set modes if no switches are activated for 5.25 ± 0.25 continuous seconds the watch will automatically jump to the Hold mode if it was activated in the Set Minutes mode or to the Run mode if the Hold mode was not activated. There is no roll over of the next higher counter while a counter is being set. For example, while in the Set Minute mode, advancing the Minute counter from 59 to 00 will not advance the Hour counter.

DISP HOUR MONTH DATE DISP HOUR SET MINUTE DISP SET MINUTE SET MINUTE SET MINUTE SET MINUTE SET MONTH MONTH MONTH Automatic time-out routes IS NO HOLD VES HOLD HOLD

FIGURE 7(a). MM58118, MM58120 Control State Diagram

MM58117, MM58119

The MM58117 and MM58119 setting procedure is similar to that of the MM58118, except that the setting sequence is as follows:

- 1. Set Month
- 2. Set Date
- 3. Set Hour
- 4. Set Minute/Hold

There is no 5.25 second time-out while in the setting mode and the watch will stay in each set mode until it is advanced to the next mode. The Cycle switch is used to advance from the Set Minute state to the first display state. The colon will blink on and off while time is being displayed unless the Hold mode is activated, forcing the colon to remain on continuously. During the second display mode, the colon will remain on during time display. Depressing the Set/Display switch while in either one of the two display states will cause the Hold mode to be cleared, allowing the watch to begin normal operation.

Control state diagrams for the MM58117, MM58118, MM58119 and the MM58120 are provided in *Figure 7*.




FIGURE 7(b). MM58117, MM58119 Control State Diagram

Stop Input: This input pad has an internal resistor to V_{EE} holding it normally at a logical "0." A logical "1" at stop will force all of the display segments "OFF" and stop the oscillator, placing the watch in a static mode to decrease power dissipation during extended periods of storage.

Contact Bounce: Debounce circuitry is provided on the Set/Display and Cycle inputs to remove any logic uncertainty upon either closure or release of switches provided switch bounce settles within 20 ms.

Segment Outputs: The Segment outputs are designed to drive field-effect liquid crystal displays. Each display segment has its own output which furnishes the proper 32 Hz drive signal. By definition, the segment is "OFF" when its drive signal is in phase with the display backplane signal (BP/32 Hz). The segment is "ON" when its drive signal is 180° out of phase with the display backplane signal. Typical output waveforms are shown in Figure 8.

Colon Output: The Colon output provides a 32 Hz phase controlled signal identical to the segment outputs. The colon will blink at a 1 Hz rate during time display mode (except for display mode one with the Hold mode activated, and display mode two in the MM58117, MM58119) and remain on continuous while displaying time (Hours or Minutes) during the setting operation.

VOLTAGE MULTIPLIER OUTPUTS:

256/1024 Hz: The 256/1024 Hz pad is provided to drive a bipolar transistor which, in conjunction with a

coil or transformer, generates the higher voltage needed for the display. A typical circuit is shown in *Figure 9*. The output waveform is shown in *Figure 10*. The MM58118, MM58120 provides a 1024 Hz output pulse while the MM58117, MM58119 provides the 256 Hz output pulse.

Voltage Regulator: The Regulator input is used in conjunction with a zener diode to shut-off the 1024 Hz output to regulate the level of the $V_{\rm EE}$ supply voltage. The Regulator input is provided on the MM58118 and MM58120 only.

Test Pads: Two pads are provided for test purposes.

BP/32 Hz: This input/output pad is under the control of Test. When Test is open or at a logical "0," a 32 Hz signal is provided on BP/32 Hz which can be used to drive the backplane of the LCD unit or to monitor the oscillator frequency without affecting the oscillator circuitry. If Test is at a logical "1," the BP/32 Hz pad is converted into an input and any frequency connected to it will replace the normal internal 32 Hz signal. This feature is provided to allow high speed advancement of the internal counters for testing purposes.

Test: This input pad is used to control the BP/32 Hz pad as described above. When the Test pad is at a logical "1," the phase-control is disconnected from the segment drive outputs and the segment information will be referenced to a logical "0" backplane. Switching the Test pad from a logical "0" to a logical "1" generates a reset pulse that will reset the watch counters to 1 AM on January the first. This places the watch into a known state for testing purpose.




FIGURE 8. Common and Segment Output Signals

functional description (Continued) Von V_{DD} OR V_{SS} OSC IN PHASE 3 CAP 2 SET/DISI 1.05μF * 0.05μF CYCLE CAP 1 v_{DD} VSS BACK PLANE 0.05µF SEGMENTS $\overline{v_{00}}$ 3-1/2 Digit LCD 2 HOURS MINUTES COLON *(For doubler, connect (SECONDS) single 0.05μF capacitance between Phase 3 and Cap 2) "ON" CHIP TRIPLER





FIGURE 9. Typical Application of MM58117, MM58118, MM58119 and MM58120 in LCD Watch System



N

Watches


MM58127, MM58128, MM58129, MM58130 LCD watch circuits general description

The MM58127, MM58128, MM58129, and MM58130 are low threshold voltage, ion implanted, metal-gate CMOS integrated circuits that provide or control all signals needed for a 3 1/2-digit LCD watch. The circuit time base is a 32,768 Hz crystal controlled oscillator. Oscillator RC network components are included on the circuits. The time base frequency is counted down to provide proper signals to display Hours-Minutes information continuously with Month-Date or Seconds information available upon demand. Time is displayed in 12-hour format. 23 phase controlled outputs are available for direct drive of a 3 1/2-digit liquid output display (LCD). The 32 Hz output serves as the backplane drive for the LCD. All 4 parts operate on a single 1.3-1.7V supply. An on-chip voltage multiplier using external capacitors is used to provide the drive voltage for the display. All circuits have an on-chip voltage doublers which provide 2.5V minimum at 1 μ A load current or voltage triplers which provide 3.8V minimum at 1 μ A load current. A Test input can be used to convert the 32 Hz

output into an input for testing the divider circuitry at a higher frequency. All 4 parts are available as unpackaged die suitable for hybrid assembly or in 40-lead dual-inline packages for evaluation purposes.

features

- Direct continuous LCD drive capability
- 32,768 Hz crystal controlled operation
- Single 1.5V battery operation
- Low power dissipation
- 3 1/2-digit, 12 hour display
- 4 year calendar
- Seconds, Month and Date display upon demand
- Colon display
- Simple 2 button sequential setting
- On-chip oscillator RC network
- On-chip capacitive voltage multiplier



absolute maximum ratings

Voltage at Osc. In, Osc. Out, FOUT $$\rm V_{DD}+0.3V\ to\ V_{SS}=0.3V\ Regulator,\ Set/Display,\ Cycle,\ Stop,\ Double,\ Triple}$

Voltage at Any Other Pin VDD+0.3V to VEE-0.3V

Operating Temperature Range -5°C to +70°C

 Storage Temperature Range
 -25°C to +85°C

 VDD - VEE
 8.0V

 VDD - VSS
 3.0V

Lead Temperature (Soldering, 10 seconds)

electrical characteristics

 T_A within operating range, $V_{DD} - V_{SS} = 1.5V$, $V_{DD} - V_{EE} = 4.5V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Start Voltage	T _A = 25°C, (Note 1)	1.4			V
Oscillator Sustaining Voltage	$T_A = -5^{\circ}C$, (Note 1)	1.3			· v
Input Voltage Levels					. **
Set/Display, Cycle					
Logical "1"		V _{DD} -0.25		V _{DD}	V
Logical "0"	Internal Pull Down to VSS	J. J. J.	Open	"00	v
BP/32 Hz Input					•
Logical "1"		V _{DD} -0.25		V _{DD}	V
Logical "0"		VEE		V _{EE} +0.25	v
Test, Stop		, , , , ,		1 TEE 10.23	V
Logical "1"	Internal Pull Down to VFF	V _{DD} 0.25		V _{DD}	V
Logical "0"	With the same of t	VDD 0.23	Open	1 400	V
			Open		v .
Input Current Levels					
Set/Display, Cycle	$V_{IN} = V_{DD}$	0.2		10.0	μΑ
Test	VIN = VDD			15	μΑ
Stop	$V_{IN} = V_{DD}$, $V_{EE} = V_{SS} + 0.3V$			0.5	μΑ
Input Capacitance	f = 1 MHz, V _{IN} = 0V			5	pF
Osc. In,	All Other Pads Gnd				
Output Voltage Levels					
Segment Drivers					
Logical "1"	V _{OUT} = V _{DD} - 0.2V, V _{DD} - V _{FF} = 3V	4			
Logical "0"	V _{OUT} = V _{EE} + 0.2V, V _{DD} - V _{EE} = 3V	4			μΑ
BP/32 Hz Output	VOUT - VEE + 0.2V, VDD - VEE = 3V	"			μΑ
Logical "1"	VOUT = VDD = 0.21/ V== - 1/== - 21/	1 40			_
Logical "O"	V _{OUT} = V _{DD} - 0.2V, V _{DD} - V _{EE} = 3V	40			μΑ
	V _{OUT} = V _{EE} + 0.2V, V _{DD} - V _{EE} = 3V	40			μΑ
FOUT	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				
Logical "1"	$V_{OUT} = V_{DD} - 0.2V, V_{DD} - V_{SS} = 1.5V$	30			μΑ
Logical "0"	$V_{OUT} = V_{SS} + 0.3V, V_{DD} - V_{SS} = 1.5V$	300			μΑ
Output Current Levels	$V_{DD} - V_{SS} = 1.4V, V_{DD} - V_{EE} = 4.2V$	1			
Double, Triple					
Logical "1," Source	$V_{OUT} = V_{DD} - 0.25V$, Phase 2 < 1.5 ms	7.5			μΑ
Logical "0," Sink	V _{OUT} = V _{SS} + 0.25V	35.0			μΑ
Cap. 1					
Phase 1, Source	V _{OUT} = V _{DD} - 0.25V	7.5			μΑ
Phase 2, Sink	V _{OUT} = V _{SS} + 0.25V	20.0			μΑ
Phase 3, Leakage	V _{OUT} = V _{DD} - 3.0V			0.6	μΑ
Cap. 2					
Phase 1, Sink	V _{OUT} = V _{SS} + 0.25V	35.0			μΑ
Phase 2, Leakage	V _{OUT} = V _{EE} + 1.5V		.	0.6	μΑ
VEE					, ,,,
Phase 3, Sink	Cap. $2 = V_{DD} - 4.2V$,	250			μΑ
	V _{OUT} = V _{DD} - 3.95V		. [μΑ.
	ו סטו ישט פייי	. 1		·	

300°C

electrical characteristics (Continued)

 T_A within operating range, $V_{DD} - V_{SS} = 1.5V$, $V_{DD} - V_{EE} = 4.5V$ unless otherwise noted.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (IDD)	$\int T_A = 25^{\circ} C$, $I_{EE} = 1 \mu A$, $f = 32,768 \text{ Hz}$,				
Doubler Operation	V DD = 1.5V		3.0	5.0	μΑ
Tripler Operation			4.0	7.0	μA
256/1024 Hz Pulse Width		13		17	μs
Supply Voltage (VEE)	$T_A = 25^{\circ} \text{C, C} = 0.047 \mu\text{F,}$ $I_{EE} = 1 \mu\text{A, f} = 32,768 \text{ Hz,}$				
Doubler Operation	V _{DD} - V _{SS} = 1.5V, (Figure 9),	2.5		İ	. V
Tripler Operation	(Note 1)	3.8			V

Note 1: In oscillator network shown in Figure 4.

functional description

A block diagram of the Watch Chip is shown in Figure 1. A chip pad layout is shown in Figure 2 and a package connection diagram in Figure 3.

The MM58127 and MM58128 contain an on-chip voltage doubler for display drive and the MM58129 and MM58130 contain an on-chip voltage tripler.









FIGURE 3(a)

MM58128N, MM58130N



Time Base: The precision time base of the watch is provided by connecting a crystal controlled RC network to the on-chip CMOS inverter/amplifier as shown in Figure 4. For proper operation, the network should be tuned to 32,768 Hz. Resistor R1 is used to bias the on-chip inverter for class A amplifier operation. Resistor R2 is used to (a) reduce the voltage sensitivity of the network; (b) limit the power dissipation in the quartz crystal; and (c) provide added phase shift for good start-up and low voltage circuit performance. Capacitors C1 and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal. The network shown in Figure 4 provides greater than 100 ppm tuning range when used with standard X-Y flexure quartz crystals trimmed for C_L = 13 pF. Tuning to better than 2 ppm is easily obtainable.




FIGURE 4. Crystal Oscillator Network

The 256/1024 Hz output or the 32 Hz output can be used to monitor the oscillator frequency during initial tuning without disturbing the network itself.

DISPLAY CONTROL

The Hour:Minute, Month Date, and Second displays are controlled by a normally open switch connected to the Set/Display input. Month and Hour are displayed in digit positions 1 and 2. Date, Minute, and Second are displayed in digit positions 3 and 4.

The circuit will normally display Hour and Minute with the colon flashing at a 1 Hz rate (*Figure 5*). Depressing the Set/Display switch will cause Month and Date to be displayed with no colon. The display will automatically return to Hour and Minute display 2.25 ±0.25 seconds after the Set/Display switch has been released. Depressing the Set/Display switch a second time while the Month and Date are being displayed will cause the Second to be displayed until the Set/Display switch is again depressed, returning the display to Hour and Minute. An option is available to display Minutes unit and Seconds in this mode.

All versions have an additional display mode that can be used by depressing the Cycle switch while the watch is in the first display mode described above. The second display mode will alternately display Hour: Minute and Month Date for a period of 2 seconds each. Depressing the Set/Display switch will cause the Second to be displayed. Depressing the Set/Display switch again will return the watch to the second display mode.




FIGURE 5. Time Display

Leading zero values of month, date, and hours are blanked. The circuit contains a 4 year calendar which will automatically reset the Date Counter to 1 and advance the Month Counter at the end of each month (except for February in Leap Year). The character display font is shown in *Figure 6*.




FIGURE 6. Character Display Font

SETTING CONTROL

A normally open switch connected to the Cycle input is used in conjunction with the Set/Display switch to set Month, Date, Hour, Minute, and synchronize Second information.

Month: Depressing the Cycle switch while the watch is in the Alternating Display mode will advance it to the Set Month mode. In this mode the Month will be displayed in digit positions 1 and 2 with no colon. Depressing the Set/Display switch will cause the Month counter to be advanced at a 1 Hz rate as long as the switch is held in.

Date: Depressing the Cycle switch while the watch is in the Set Month mode will advance it to the Set Date mode. In this mode the Date will be displayed in digit positions 3 and 4 with no colon. Depressing the Set/Display switch will cause the Date counter to be advanced at a 1 Hz rate as long as the switch is held in.

Hour: With the watch in the Set Date mode, depressing the Cycle switch will put the watch in the Set Hour mode. In this mode the Hour will be displayed in digit positions 1 and 2 followed by the colon and either an A or a P (for AM or PM) displayed in digit position 4. While in this mode, depressing the Set/Display switch will advance the Hour Counter at a 1 Hz rate until the Set/Display switch is released.

Minute: Depressing the cycle switch while the watch is in the Set Hour mode will advance it to the Set Minute mode. In this mode the Minute will be displayed in digit positions 3 and 4 preceeded by the colon. Depressing the Set/Display switch while still holding the Cycle switch in will cause the Hold mode to be activated but will not advance the Minute counter. Depressing the Set/Display switch after the Cycle switch has been released will cause the Hold mode to be activated and will advance the Minute counter at a 1 Hz rate as long as the switch is held in.

Hold: The Cycle switch is used to advance from the Set Minute state to the first display state. The colon will blink on and off while time is being displayed unless the Hold mode is activated, forcing the colon to remain on continuously. During the second display mode, the colon will remain on during time display. Depressing the Set/Display switch while in either one of the two display states will cause the Hold mode to be cleared, allowing the watch to begin normal operation.

Control state diagrams for the watch are provided in Figure 7.

Options are available for 1 or 2 Hz setting rate. In addition, a further option allows a fast set at 4 times the normal rate by pushing both Set/Display and then the cycle switch.

Stop Input: This input pad has an internal resistor to V_{EE} holding it normally at a logical "0." A logical "1" at stop will force all of the display segments "OFF" and stop the oscillator, placing the watch in a static mode to decrease power dissipation during extended periods of storage.

Contact Bounce: Debounce circuitry is provided on the Set/Display and Cycle inputs to remove any logic uncertainty upon either closure or release of switches.

Segment Outputs: The Segment outputs are designed to drive field-effect liquid crystal displays. Each display segment has its own output which furnishes the proper 32 Hz drive signal. By definition, the segment is "OFF" when its drive signal is in phase with the display backplane signal (BP/32 Hz). The segment is "ON" when its drive signal is 180° out of phase with the display backplane signal. Typical output waveforms are shown in Figure 8.




FIGURE 7. Control State Diagram

Colon Output: The Colon output provides a 32 Hz phase controlled signal identical to the segment outputs. The colon will blink at a 1 Hz rate during time display mode (except for display mode one with the Hold mode activated, and display mode two in the MM58117, MM58119) and remain on continuous while displaying time (Hours or Minutes) during the setting operation.

TEST PADS

Three pads are provided for test purposes.

FOUT: The 256/1024 Hz pad is provided for oscillator tuning.

BP/32 Hz: This input/output pad is under the control of Test. When Test is open or at a logical "0," a 32 Hz signal is provided on BP/32 Hz which can be used to drive the backplane of the LCD unit or to monitor the oscillator frequency without affecting the oscillator circuitry. If Test is at a logical "1," the BP/32 Hz pad is converted into an input and any frequency connected to it will replace the normal internal 32 Hz signal. This feature is provided to allow high speed advancement of the internal counters for testing purposes.

Test: This input pad is used to control the BP/32 Hz pad as described above. When the Test pad is at a logical "1," the phase-control is disconnected from the segment drive outputs and the segment information will be referenced to a logical "0" backplane. Switching the Test pad from a logical "0" to a logical "1" generates a reset pulse that will reset the watch counters to 1 AM on January the first. This places the watch into a known state for testing purpose.

Options: Various mask options of the basic part type are available as standard parts. These are described in Table I. Other combinations of these options can also be made upon special request.




FIGURE 8. Common and Segment Output Signals

TABLE I. Standard Available Options

	PART NO.	MOUNTING	Fout	DEBOUNCE FREQUENCY	SETTING RATE	RUN 2 RATE	MIN/SEC
	MM48127	Front	1024	8 Hz	2 Hz/8 Hz	1/4 Hz	Yes
١	MM48128	Back		T	O BE DETER	MINED	
ı	MM48129	Front	256	16 Hz	1 Hz	1/4 Hz	No
	MM48130	Back	1024	8 Hz	2 Hz/8 Hz	1/4 Hz	Yes




FIGURE 9. Typical Application in LCD Watch System





FIGURE 10. 1024 Hz Output



SECTION 8 CALCULATORS

Calculators



MM5734 8-function accumulating memory calculator

general description

The single-chip MM5734 calculator was developed using a metal-gate P-channel enhancement and depletion mode MOS/LSI technology with a primary object of low endproduct cost. A complete calculator as shown in Figure 1 requires only the MM5734 calculator chip, an X-Y matrix keyboard, an NSA1198 or NSA1298 LED display and a 9V battery.

Keyboard decoding and key debounce circuitry, all clocks and timing generators, power-on clear, and 7segment output display decoding are included on-chip, and require no external components. Segments and digits can usually be driven directly from the MM5734, as the segments typically source 8 mA of peak current and the digit drivers sink 20 mA min.

Leading zero suppression and a floating negative sign allow convenient reading of the display and conserve power. The MM5734 is capable of sensing a low battery voltage and indicates this by displaying a decimal point in digit eight. Up to 8-digits for positive numbers and 7 for negative numbers can be displayed, with the negative sign displayed in the 8th position. Typical current drain of a complete calculator displaying five "5's" is 25 mA.

The MM5734 is capable of decoding a keyboard matrix as shown in Figure 1. Three possible models are shown in Figure 2. Figure 2(c) illustrates a keyboard scheme which includes all 8 functions with only 23 keys by using a function key (F).

features


- 8-digit, (7-negative), capacity
- 8 functions (+, -, X, \div , X^2 , \sqrt{X} , 1/X, %)
- Convenient algebraic notation
- Fully protected accumulating memory (M+, M-)
- Automatic constant independent of memory
- Floating input/floating output
- Power-on clear*
- On-chip oscillator*
- Direct 9V battery compatibility
- Low system cost
- Direct digit drive of LED display
- Low cost X-Y keyboard matrix

connection diagram

Dual-In-Line Package

Pin Description Keyboard Inputs IN1, IN2 General Purpose Inputs OSC Programmable as External Oscillator D1-D9 Digit Outputs Sa-Sg Segment Outputs SDP **Decimal Point Segment** Output General Purpose Output V_{DD} -9 Volts v_{SS} 0 Volts

keyboard outline



*Double Function Key

^{*}Requires no external components

absolute maximum ratings

operating voltage range $6.5V \le V_{SS} - V_{DD} \le 9.5V$

Volume at Any Pin Relative to VSS $\,$ VSS +0.3V to VSS -12V

(All Other Pins Connected to VSS)

Ambient Operating Time
Ambient Storage Time

0°C to +70°C -65°C to +150°C 300°C .

dc electrical characteristics

Lead Temperature (Soldering, 10 seconds)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{DD}	Operating Supply Current	$V_{DD} = V_{SS} - 9.5V$, $T_A = 25^{\circ}C$		- 8	15	mA .
	Keyboard Scan Input Levels CK1 K4					
VIH	Logical High Level	$V_{DD} = V_{SS} -6.5V$ $V_{DD} = V_{SS} -9.5V$	V _{SS} -4.0 V _{SS} -4.0		V _{SS} V _{SS}	V
VIL	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$, $I_{IL} \le -80\mu A$ $V_{DD} = V_{SS} - 9.5V$, $I_{IL} \le -80\mu A$	V _{DD}		V _{SS} -6.0 V _{SS} -6.3	V
	Segment Output Current	V _{OUT} = V _{SS} -1.0V, V _{DD} = V _{SS} -6.5V V _{OUT} = V _{SS} -5.0V, V _{DD} = V _{SS} -8.0V V _{OUT} = V _{SS} -6.5V, V _{DD} = V _{SS} -9.5V	-2.5	-8	-12	mA mA mA
I _{OH} I _{OL}	Digit Output Current Logical High Level Logical Low Level	V _{OUT} = V _{SS} -2.0V, V _{DD} = V _{SS} -6.5V V _{OUT} = V _{SS} -3.0V	-300 20			μA mA
V _{OH}	Ready Output Logical High Level Logical Low Level	$V_{DD} = V_{SS} - 6.5V$ $I_{OUT} = -550\mu A$ $I_{OUT} = 5\mu A$	V _{SS} -1.0	·	V _{DD} +6.0	V
	Keyboard Resistance K1, K4				5	K

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Display Word Time	(Figure 3)	2.9		15.4	ms
Display Digit Time	(Figure 3)	0.32		1.71	ms
Interdigit Blanking Time (Segment Outputs)	(Figure 3)		175		μς
Ready Transition Times High-to-Low Low-to-High	V _{DD} = V _{SS} -6.5V C _L = 50 pF			20 1	μs μs
Digit Output Transition Times High-to-Low Low-to-High	C _L = 100 pF	, '	8		μs μs
Keyboard Inputs High-to-Low Transition Time After Key Release	С _L = 25 pF		6		μs
Key Bounce-Out Stability Time (The time a keyboard input must be continuously lower than the maximum		11.7		61.7	ms
logical low level to be accepted as a key closure, or higher than the minimum logical high level to be accepted as a key release.)					
Worst-Case Calculation Time				0.56	s

functional description


The MM5734 is a calculator chip which contains five data registers: (1) entry, (2) accumulator, (3) 2 working and (4) memory, each consisting of 8 digits, sign, and decimal point. The entry register is always displayed. It contains digit entries from the keyboard, and results of all functions except M+ and M-. The accumulator is used in all arithmetic functions and stores a copy of the entry register on all results. This allows another number to be entered without losing an intermediate result. Multiply and divide requires three registers to perform the function and save the divisor, or multiplier. The working register is provided to perform these functions in conjunction with the entry and accumulator registers. A second working register is used to store the constant in chain operations while performing X² or 1/X. This allows chain operation using X^2 , 1/X and \sqrt{X} .


The memory register is used only to store a number to be used later. It is fully protected during all operations, and is only modified by depressing a "MS," "M+," or "M-" key. Power-on clears all of the registers including the memory register.

The MM5734 performs the "+," "-," "X" and "÷" functions using algebraic notation. This requires the use of a mode register and a terminate flag. The mode register directs the machine to the proper function (add, subtract, multiply or divide) with each new key entry. After the function has been performed, the key entered is used to modify the mode register.

The terminate flag is set on "=" and sometimes on "%" and "C." This signifies the end of the problem. The MM5734 allows for full floating entries and intermediate results.

If the terminate flag is set, a "+," "-," "X" or "÷" key signals the beginning of a new problem. The number being displayed is copied into the accumulator register and the mode register assumes the mode of the key entered. The terminate flag is always reset by the "+," "-," "X" and "÷" keys.





K4 K3 K2 K1

F CS/X² S/FX

D9

M+/MR M-/MC ±

D7

FIGURE 1(c). Optional Keys

OPERATION IN THE ADD AND SUBTRACT MODE




FIGURE 2

If the terminate flag is set, an "=" key will result in a constant add/subtract. The number in the accumulator will be added to (or subtracted from) the number being displayed. The result is right-justified and displayed in the entry register. Accumulator and mode registers are not altered, allowing for constant operations.

If the terminate flag is not set and a number has been entered from the keyboard, or memory register, a "+," "-," "X" or "÷" key will result in an addition or subtraction. The entry register will be added to or subtracted from the accumulator and the new running total will be displayed in the entry register and copied into the accumulator register. The mode will be altered according to which key is entered.

If the terminate flag is not set, and a number has not been entered from the keyboard, or memory, a "+," "-," "X," "÷" key will only change the mode register to the new key entry.

If the terminate flag is not set, an "=" key will add/ subtract the number being displayed to/from the number in the accumulator register. The number being displayed is transferred to the accumulator, and the result of the operation is displayed in the entry register. The terminate flag is set, conditioning the calculator for constant, add/ subtract operation. The number being displayed previous to the "=" key is stored in the accumulator as the constant.

Operation of the "%" key in add/subtract mode, with the terminate flag reset, will multiply the accumulator by the last entry, divide the result by 100, and display it in the entry register. The mode register remains as it was in the add/subtract mode. All of the above is required to perform the percent add on or discount problems. Depression of an "=" key after the "%" key will either tax or discount the original number as a function of the mode register and the last entry.

Operation of the "%" key in add/subtract mode, with the terminate flag set, will shift the decimal point of the number being displayed two places to the left and copy it into the accumulator register. The mode is set to multiply and the terminate flag remains set.

Operation in the Multiply Mode

If the terminate flag is set, an "=" key will result in a constant multiply operation. The number being displayed is multiplied by the constant stored in the accumulator register. The result is displayed in the entry register and the accumulator and mode registers are not altered, allowing for constant operation. Repeated depressions of the "=" key can be used to raise a number to an integer power, i.e., "C," "C," "5.2," "X," "=," "=," computes 5.2⁴.

The constant in multiplication, as well as in addition, subtraction and division is the last number entered. For the sequence: "C," "C," "3," "÷," "4," "X," "2," "=" the constant multiplier for future problems is 2.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the display will be multiplied by the contents of the accumulator, and the results will be displayed in the entry register. The number previously in the entry register is stored in the accumulator register and the terminate flag is set.

If the terminate flag is not set, and a number has been entered from the keyboard or memory register, a "+," "-," "X" or "÷" key will result in a multiplication. The number being displayed will be multiplied by the number residing in the accumulator register. The result will be copied into the accumulator and displayed in the entry register. The mode register is updated as a function of the key depressed.

Operation of the "%" key while in multiply mode looks exactly the same as an "=" key except the decimal point of the display is shifted two positions to the left before the multiplication takes place.

Operation in the Divide Mode

If the terminate flag is set, an "=" key will result in constant divide operation. The number being displayed is divided by the constant stored in the accumulator register. The accumulator and mode registers are not altered allowing for constant operations. Repeated depressions of the "=" key will result in repeated divisions by the constant. Thus, it is possible to raise a number to a negative power using the sequence "C," "C," "1," "÷," "No.," "=," etc.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the accumulator register will be divided by the number being displayed. The result is transferred to the entry register and displayed. The terminate flag is set and the divisor is stored in the accumulator register.

If the terminate flag is not set, a "+," "-," "X" or "÷" key will result in a division. The number in the accumulator register will be divided by the number being displayed. The results are displayed in the entry register, and a copy of the result is stored in the accumulator. The mode register is modified to reflect the latest key entry.

Operation of the "%" key while in divide mode looks exactly the same as the "=" key except the decimal point of the display is shifted two positions to the left before division takes place.

Error Conditions

If any of the operations mentioned above generates a number larger than 99999999, an error will occur. An error is indicated by displaying the 8 most significant digits and sign with all 9 decimal points. The first depression of the "C" key will clear the error condition, and all registers except the memory register.

It is not possible to generate an error during number entry. The ninth and subsequent digits entered are ignored.

Leading Zero Suppression and Negative Sign

In order to conserve battery power, the MM5734 blanks leading zeros on all numbers displayed. No more than 7 decimal digits are permitted. The MM5734 displays 8 digits for positive numbers, and 7 digits negative, allowing the 8-digit position for a negative sign. The negative sign floats to the left of the most significant digit on numbers containing less than 7 digits.

Power-On Condition

The MM5734 has an internal power-on clear circuit which clears all registers to zero, places the mode to add and sets the terminate flag. A zero and decimal point are displayed.

Keyboard Bounce and Noise Rejection

The MM5734 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint. A simple X-Y keyboard matrix can be used with all the necessary decoding accomplished within this MM5734.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3, K4, is forced more negative than the logical low level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after 11 word times if the key input is still at a logical low level. As long as the key is held down (and the key input remains low) no further entry is allowed. When the key input changes to a logical high level, the internal counter starts an 11 word timeout for key release. During both, entry and release timeouts, the key inputs are sampled during every display period for valid levels. If they are found invalid, the counter is reset and the calculator resumes scanning the keyboard.

The "Ready" signal indicates calculator status. When the calculator is in an "idle" state, the output is at a logical high level (near VSS). When a key is closed, the internal key entry timer is started. "Ready" remains high until the timeout is completed and the key entry is accepted as valid, then goes low. It remains at a logical low level until the function initiated by the key is completed and the key is released. The low-to-high transition indicates the calculator has returned to an idle state and a new key can be entered.

Function of Keys

Some of the keys operate differently when in the data or number entry condition. The MM5734 switches to entry condition when entering numbers and leaves this condition after most function keys. The following paragraphs which discussed the action of "+," "-," "X," "÷" and "%" keys and the examples given in later sections will act in further explaining these actions.

Clear Key, "CE/C"

While in the number entry condition, one depression will clear the entry register to zero. The machine then leaves the number entry state.

If the error condition is displayed, one depression will clear the error, and all registers except the memory register. The machine could not be in the number entry condition with the error flag set.

If the error flag is not set and the machine is not in the number entry condition, one depression of "CE/C" key will clear the entry and accumulator registers. It also places the machine in the add mode and sets the terminate flag. The memory register remains unchanged.

Number Keys 0-9

If not in the number entry condition, a number key will clear the display and then enter the value of the key into the LSD. The digits are displayed as they are entered and the machine assumes the number entry condition.

If in the number entry condition, the entry register is shifted left one position and the key depressed is entered into the LSD. Digits entered after 8 digits positive, or 7 digits negative, will be ignored. Digits entered after 7 decimal digits are displayed will also be ignored.

Square Root Key "\\X"

The square root key extracts the square root of the absolute value of the number being displayed in the entry register.

The mode of the calculator remains unchanged. This enables square root operations in the middle of chain calculations. For example:

KEY DISPLA	NET I	DISPLAY	KEY D	ISPLAY	,
A A	Α	Α,	11	11	
$\sqrt{\ }\sqrt{A}$	X	Α	+	11	
+ √Ā	В	В	5	5	
ъ̀В В	$\sqrt{}$	\sqrt{B}	=	16	
$\sqrt{\ }\sqrt{\rm B}$	= .	A√B	$\sqrt{}$	4	
= √A+	·√B		6	6	
			=	11	
*		1	9	9	
			$\sqrt{}$	3	
			-	8	

Square

Depression of the " χ^2 " key squares the number in the display register, and displays the results. The mode of the calculator remains unchanged. This enables square operations in the middle of chain calculations.

Inverse

Depression of the "1/X" key takes the inverse of the number in the display register and displays the results. The

mode of the calculator remains unchanged. This enables inverse operations in the middle of chain calculations.

F Key (Function Key)

The "F" key translates the following key depressed to this code of the key below it, Figure 2, if it is a DOUBLE FUNCTION KEY. If the CLEAR KEY is the following key, the FUNCTION CONDITION is removed leaving the calculator in its previous mode.


SQUARE PROBLEMS

KEYS	DISPLAY	COMMENTS
72	72	
72 X ²	5184.	Squares display
7	7.	
cs x ²	– 7	
XZ	49.	Squares minus numbers
+	49.	Chain capabilities
8 x ²	8.	
Χ²	64.	Squares display (mode unchanged)
= '	113.	Completes addition, termi- nates problems

INVERSE PROBLEMS

KEY	DISPLAY	COMMENTS
5	5.	
1/X	0.2	Takes inverse of display
4	4.	
1/X	0.25	Takes inverse
+		
8	8	
1/X	0.125	Takes inverse (mode unchanged)
= "	0.375	Completes addition, termi- nates problem

Calculators



The MM5737 single-chip calculator was developed using a metal gate, P-channel, enhancement and depletion mode MOS process with low end-product cost as the primary objective. A complete calculator, as shown in *Figure 1*, requires only a keyboard, DM8864 digit driver, nine digit LED display and a 9V battery with appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and output 7-segment display decoding are all included on-chip and require no external discrete components. LED segments can be driven directly from the MM5737 as it typically sources 8.0 mA of peak current. [Note: The typical duty cycle of each digit is 0.111; average LED segment current is therefore approximately 0.111 (8.0 mA), or 0.89 mA. Correspondingly, the worst-case average segment current is 0.111 (5.0 mA), or 0.555 mA.] The ninth digit is used for the negative sign of an eight digit number, and as an error indicator. Negative results less than eight digits will have the negative sign displayed one digit to the left of the most-significant-digit (MSD). The DM8864 digit driver is capable of indicating a low battery voltage condition by turning on the ninth digit decimal point-which does not hinder the actual calculator operation.


Leading and trailing zero suppression allows convenient reading of the right justified display and conserves power. Battery life is estimated to be 10 to 20 hours, depending on battery quality, operating schedule and the average number of digits displayed.

The Ready output signal is used to indicate when the calculator is performing an operation (Table I). It is useful in testing of the device or when the MM5737 is used as part of a larger system and is required to interface with other logic. (Another feature that is important in such applications is the ability to reduce the key debounce time from seven word times to four word times by forcing the Digit 7 output high during Digit 9 time.)

features

- Full 8-digit entry and display capacity
- Four functions (+, -, x, ÷)
- Floating negative sign indicator is always displayed one digit to left of MSD
- Convenient algebraic key entry notation
- Floating point input and output
- Chain operations
- Direct 9V battery compatibility; low power
- Direct interface to LED segments
- No external components are required other than display digit driver, keyboard and LED display for complete calculator
- Overflow and divide-by-zero error indication
- Right justified entry and results, with leading and trailing zero suppression

connection diagram



Order Number MM5737N See Package 22

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS}). Ambient Operating Temperature Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds)

 V_{SS} + 0.3V to V_{SS} - 12.0 0°C to +70°C -55°C to +150°C

300°C

operating voltage range

 $6.5 \text{V} \leq \text{V}_{\text{SS}} - \text{V}_{\text{DD}} \leq 9.5 \text{V}$

(V_{SS} always defined as most positive supply voltage.)

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V$ $T_A = 25^{\circ}C$		8.0	14.0	mA
Keyboard Scan Input Levels (K1, K2 and K3)					
Logical High Level (V_{IH}) Logical Low Level (V_{IL})	V_{SS} -6.5V \leq V_{DD} \leq V_{SS} -9.5V V_{DD} = V_{SS} -6.5V V_{DD} = V_{SS} -9.5V	V _{SS} -2.5		V _{SS} -5.0 V _{SS} -6.0	V V
Digit Output Levels (Note 1) Logical High Level (V _{OH}) Logical Low Level (V _{OL})	$V_{SS} -6.5V \le V_{DD} \le V_{SS} -9.5V$ $V_{DD} = V_{SS} -6.5V$	V _{SS} -1.5		V _{SS} -6.0	V V
Logical Lott Lotter (VOL)	$V_{DD} = V_{SS} -9.5V$			V _{SS} -7.0	V
Segment Output Current (Sa through Sg and Decimal Point)	T _Δ = 25°C				
(Sa through Sg and Decimal Forner)	$V_{OUT} = V_{SS} - 3.8V, V_{DD} = V_{SS} - 6.5V$	-5.0	-8.0		mA
	$V_{OUT} = V_{SS} -5.0V, V_{DD} = V_{SS} -8.0V$ $V_{OUT} = V_{SS} -6.5V, V_{DD} = V_{SS} -9.5V$		-10.0	-15.0	mA mA
Ready Output Levels					
Logical High Level (VOH)	I _{OUT} = -0.4 mA	V _{SS} -1.0			V
Logical Low Level (V _{OL})	$I_{OUT} = 10\mu A$			V _{DD} +1.0	V

Note 1: With digit connected through key to K-line and to DM8864.

ac electrical characteristics

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
Nord Time (Figure 2)			0.63	1.5	5.2	. ms	
Digit Time (Figure 2)			70	170	580	μs	
nterdigit Blanking Time (Figure 2)				4		μs	
Digit Output Transition Times t _{RISE} and t _{FALL})	C _{LOAD} = 100 pF			2		μs	
Keyboard Inputs High to Low Fransition Time After Key Release	C _{LOAD} = 100 pF			4		μς	
Ready Output Propagation Time Figure 3)						1.	
Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	$C_{LOAD} = 100 \text{ pF}$ $C_{LOAD} = 100 \text{ pF}$		60 0.06	140 0.5	480 1.5	μs ms	
Key Bounce-out Stability Time The time a keyboard input must be	**	·	4.2	10.5	35	ms	
continuously higher than the ninimum logical high level to be accepted as a key closure, or con- inuously lower than the maximum ogical low level to be accepted as a tey release.)							
Calculation Time for 199999999 ÷ 1 = 99999999			90	220	760	ms	




FIGURE 1. Complete Calculator Schematic

TABLE I. Ready Signal Description

CALCULATOR FUNCTION	READY SIGNAL
Idle	<i>READY</i> is quiescently at a Logical High Level (\sim V _{SS}).
Key Entry and Functional Operation	When a key is depressed, the bounce-out stability timer is initiated. READY remains high until the bounce-out time is completed and the key is entered, at which time it changes to a Logical Low Level ($\sim V_{DD}$).
Key Release and Return to Idle	READY remains low until key release is debounced and the calculator returns to the idle state. The low to high transition signals the return to idle. (The display may lag the READY by up to eight word times.)

KEY INPUT BOUNCE AND NOISE REJECTION

The MM5737 calculator chip is designed to interface with low cost keyboards, which are often the least desirable from a noise and false entry standpoint.

A key closure is sensed by the calculator chip when one of the Key Input Lines, K1, K2 or K3 is forced more positive than the Logical High Level specified in the Electrical Specifications. At the instant of closure, an internal "Key Bounce-out Stability Time" counter is started. Any significant voltage perturbation occurring on the switched key input during timeout will reset the timer. Hence, a key is not accepted as a valid entry until noise

or ringing has stopped and the stability time counter has timed out. Noise that persists will inhibit key entry indefinitely. Key release is timed in the same manner.

One of the popular types of low cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5737 defines a series contact resistance up to 50 k Ω as a valid key closure, providing an optimum interface to that type of keyboard as well as more conventional types.

ERROR CONDITIONS

In the event of an overflow, the MM5737 will display an "E" in the leftmost digit and at least seven of the significant digits of the answer. Division by zero results in an "E" with eight trailing zeroes. Once in an error condition, all keys except the clear key are ignored.

KEY OPERATIONS

Clear Key

Operation after a number entry clears the entry and displays a previous result. Second depression clears all registers and displays a zero without decimal point in the LSD. Operation after a function key $(+, -, x, \div \text{ or } =)$ clears all registers and displays a zero without decimal point. Two depressions are always required after power is applied.

Number Entries

First entry clears the display register and enters the number into the least significant digit (LSD) of the display register. Second through eighth entry shifts the display register left one digit and enters the number into the LSD. The ninth, and subsequent entries, are ignored and no error condition is generated. Because only seven positions are allowed to follow the decimal point, the eighth and subsequent entries after a decimal point entry are ignored.

Decimal Point

First depression of this key in a number entry will enter a decimal point in the LSD position of the display register. Subsequent depressions of the decimal point key before any function key will be ignored.

Add, Subtract, Multiply or Divide Keys

First depression after a number entry will terminate the entry, perform the previously recorded operation, if any, and record the function key depressed as the next operation to be performed after another number entry. Subsequent depressions of any function key, without an interceding number or decimal point entry will supersede the previous function as the next to be performed. After an equal key, the displayed result of the equal operation will be re-entered and the function key depressed will become the next operation to be performed after a number entry is followed by another function key (including equal).

Equal

First depression after a number entry will terminate the entry, perform the previously recorded operation and record the fact that an equal key has been depressed. Depression after the add, subtract or divide keys, without an interceding number or decimal point entry, will be ignored. After a multiply key, the number being displayed will be squared.




FIGURE 2. Display Timing Diagram




FIGURE 3. Ready Output Timing

sample problems

I. Single Calculations

Key	Display	Comments
Ċ		Two clears are required after power-up
С	0	
5	5	
x	5	
3	3	
	3.	
1	3.1	
. 4	3.1 4	
=	1 5.7	

II. Chain Calculations

A. 23.37 + 243.00 - 489.16 = -222.79

C C C C 3.37 2 3.37 + 23.37 243 2 4 3 x 2 6 6.3 7 Function key completes previously recorded "+" of (Wrong Function Key) - 2 6 6.3 7 Wrong "X" function key is updated to ""	
C 0 23.37 2 3.3 7 + 2 3.3 7 243 243 x 2 6 6.3 7 Function key completes previously recorded "+" of (Wrong Function Key)	
+ 2 3.3 7 243 2 4 3 x 2 6 6.3 7 Function key completes previously recorded "+" of (Wrong Function Key)	
+ 2 3.3 7 243 2 4 3 x 2 6 6.3 7 Function key completes previously recorded "+" of (Wrong Function Key)	
243 2 4 3	N.
$$\rm x$$ 2 6 6.3 7 Function key completes previously recorded "+" of (Wrong Function Key)	
(Wrong Function Key)	
(Wrong Function Key)	eration.
2 6 6.3 7 Wrong "X" function key is updated to ""	
489.17 489.17	
C 266.37	
489.16 48 9.16 Number entry error is cleared and corrected. Note t	he
= -2 2 2.7 9 floating negative sign.	

B. Find square root of 169 using a modified Newton approximation method. Let N represent the squared number and X_0 the initial estimate. The first approximation, X_1 , is

$$X_1 = (N/X_0 + X_0)/2$$

If X_0 is 15,
 $X_1 = (169/15 + 15)/2$
 $X_2 = (169/X_1 + X_1)/2$
 $X_3 = (169/X_2 + X_2)/2$, etc.

(
Key	Display	Comments
Ċ		
C	0	
169	169	
÷	169	
15	15	
+	1 1.2 6 6 6 6 6	
15	1 5	
÷	26.266666	
2	2	
· =	13.133333	Result is X ₁
169	169	
÷	169	
13.13	1 3.1.3	Four digits are conveniently remembered

sample problems (con't)

II. Chain Calculations (continued)

Display	Comments			
12.871287				
1 3.1 3				
26.001287				
2				
1 3.0 0 0 6 4 3	Result is X ₂ , which is usually adequate. If more accuracy is required, continue the iteration.			
	1 2.8 7 1 2 8 7 1 3.1 3 2 6.0 0 1 2 8 7 2			

III. Auto Squaring

A. 5.25² = 27.5625

Key	Display	Comments
С		
С	0	
5.25	5.2 5	
×	5.2 5	
=	2 7.5 6 2 5	Number in display register is squared.

B. 5.25⁵ = 3988.3798

Key	Display	Comments
С		
С	. 0	
5.25	5.2 5	
x	5.2 5	
=	27.5625	Auto square = 5.25 ²
· x	27.5625	
= .	759.6914	Auto square = 5.25 ⁴
x	7 5 9.6 9 1 4	
5.25	5.2 5	
=	3988.3798	Result is 5.25 ⁵
		,



Calculators

MM5758 scientific calculator

general description

The single-chip MM5758 Scientific Calculator is another MOS/LSI product from National Semiconductor using a metal-gate, P-channel enhancement/depletion mode technology to achieve low system cost. A complete calculator performs a wide range of complex scientific problems, yet consists of only the MM5758, two display driver ICs, the NSA5101 LED display, a keyboard and power supply (Figure 1). No discrete components are required.

An internal power-on clear circuit automatically clears all registers, including the storage memory and four-register operational stack, when power is initially applied to the chip.

The MM5758 performs trigonometric, logarithmic, exponentiation, power and square root functions simply by pressing a key. It computes and displays numbers over a range of $\pm 9.9999999 \times 10^{\pm 99}$. A four-register operational stack simplifies computation of problems with multi-nested terms and reverse polish entry notation provides a logical and consistent method of keying in even the most complex problems.

The displayed output has an eight digit mantissa with a two digit exponent; both the mantissa and exponent display an additional sign digit. Sign information is presented to the display by the calculator chip during a single digit time, but the NSA5101 display physically separates the two as shown in *Figure 2*.

All computed results greater than 99999999. or less than 0.1 are automatically converted to scientific notation. Trailing zero suppression of the mantissa allows convenient reading of the left justified display and conserves power. The exponent digits are blanked if no exponent is displayed. The most-significant-digit of the exponent is not blanked, even if it is a zero, when an exponent is being displayed. A low battery indication, activated by sensing circuitry in the DS8868, is included in the mantissa sign digit.

A Ready output signal is used to indicate calculator status. It is useful in providing synchronization information during testing and when the MM5758 is used with other logic; e.g., with the MM5766 Programmer.

Thirty-six keys are arranged within a four-by-eleven matrix (Table 1 and *Figure 2*). Dual function keys are not required.

The user has access to five registers designated X, Y, Z, T and M. X is the display and entry register and the bottom of a "push-up" operational stack that includes registers Y, Z and T.


t	Т		
z	Z		
У	Υ	m	 M
х	X	*	

The contents of the storage register M are replaced with the contents of the X-register by using the "STO" key. The memory recall key, "RCL," copies M into register X without disturbing the value of M. M is cleared automatically at power-on or by storing a zero. All registers contain eight mantissa digits, two exponent digits and the sign information for each.

features

- Enters, computes and displays numbers as large as $\pm 9.9999999 \times 10^{99}$ and as small as $\pm 1 \times 10^{-99}$
- Complete slide-rule capability
 - Arithmetic functions: +, -, x, \div , 1/x, \sqrt{x}
 - Logarithmic functions: In x, log x, e^x, 10^x
 - Power function: Y^x
 - Trigonometric functions: sin x, cos x, tan x, arc sin x, arc cos x, arc tan x
 - Other functions: π , exchange, change sign
- Reverse polish notation
- Four-register operational stack with roll capability
- Independent two key storage register
- Floating point input and output
- Power-on clear
- Designed-in low system cost
- Automatic display cutoff

sample keyboard



absolute maximum ratings

Voltage at Any Pin Relative to $V_{SS} - V_{SS} \pm 0.3 V$ to $V_{SS} = 12 V$

(All other pins connected to V_{SS})

Ambient Operating Temperature
Ambient Storage Temperature

0°C to +70°C -55°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

operating voltage range

 $7.2 \text{ V} \le \text{V}_{SS} - \text{V}_{DD} \le 8.8 \text{V}$

 V_{SS} is always the most positive supply voltage.

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	V _{DD} = V _{SS} -8.8V, T _A = 25°C		12.0	20.0	mA .
Keyboard Scan Input Levels (K1 through K4) Logical High Level Logical Low Level		V _{SS} -2.5		V _{DD} +1.5	v v
Display Reset Input Levels Logical High Level Logical Low Level		V _{SS} -1.5	٠.	V _{DD} +1.5	, V .
Encoded Digits Output Current (D _A through D _D) Logical High Level (I _{OH}) Logical Low Level (I _{OL})	$V_{OUT} = V_{DD} + 1.0V$ $V_{OUT} = V_{DD}$	-0.5		−2.50 −50	mA μA
Low Voltage Indicator Level (V_{IH}) (Digit D_A must be forced to a V_{IH} voltage level during the IDLE digit time to cause Segment S_b to be turned "ON" at digit time D1.		V _{DD} +2.8		V _{ss}	V
Segment and Decimal Point Output Current (Sa through Sg, DP) Logical High Level (I _{OH}) Logical Low Level (I _{OL})	$V_{OUT} = V_{DD} + 5.4V$ $V_{OUT} = V_{DD} + 1.5V$	-550		-10	μΑ μ Α
Ready Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL})	I _{OUT} = -0.4 mA I _{OUT} = 10μA	V _{ss} -1.0		V _{DD} +1.0	V V

ac electrical characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Word Time (Figure 3)		0.5	1.3	2.2	ms
	Digit Time (Figure 3)		42	108	183	μs
	Interdigit Blanking Time (Figure 3)		3.5	8.0	14.0	μs
	Keyboard Scan Inputs (K1 through K4) Low to High Transition Time (during Interdigit Blanking Time), (tpDH)	C _{LOAD} = 100 pF			14.0	μς
	Ready Output Propagation Time (Figure 4) Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF C _{LOAD} = 100 pF	30 30		115 120	μs μs
	Key Bounce-out Stability Time. (The time a keyboard scan input, K1, K2, K3 or K4, must be continuously connected to a digit to be accepted as a key closure, or lower than the maximum Logical Low Level to be accepted as a key release.) (Figure 5)		3.5	9.1	15.4	ms
	Display Cutoff Time (The time after the last valid key closure at which all digits except the most-significant-digit of the mantissa will be blanked.)			50		second
	Calculation Times Square Root LOG X or LN X 10* or e* Y* SIN X, COS X or TAN X ARC SIN X or ARC COS X ARC TAN X			0.50 0.85 1.00 1.80 1.30 1.40 0.85	0.90 1.50 1.75 3.10 2.20 2.40 1.50	second second second second second second




FIGURE 1. Block Diagram of Complete Handheld Scientific Calculator Using MM5758.




FIGURE 2. Digits Interconnection Detail For Scientific Calculator.

MM5758

Computed results are displayed in either floating point or scientific notation. Answers in the range between 0.1 and 99999999, are displayed in floating point format; otherwise scientific notation is used. For example: 123.4 is displayed as written; whereas, 123.4 million would appear as 1.234 x 108. The smallest magnitude displayed is $\pm 1.0 \times 10^{-99}$, and the largest $\pm 9.9999999 \times 10^{99}$. Number entries are always displayed in the manner entered until "ENT" is depressed, after which they appear scaled.

KEYBOUNCE AND NOISE REJECTION

The MM5758 is designed to interface with most low-cost keyboards, which are often the least desireable from a false or multiple entry standpoint.

When a key closure is sensed by the calculator, an internal timeout is started. Any voltage perturbations of significant magnitude which occur on the Key Input Lines (K1, K2, K3 or K4) during the timeout will reset the timer to zero. A key is accepted as valid after a noise-free timeout period; noise that persists indefinitely will inhibit key entry. Key releases are checked in the same manner.

The internal timeout period (Key Bounceout Stability Time) is normally seven word times. By forcing digit DB to a Logical High State during Digit Timing State D12 time (Table II), the Stability Time is reduced to four word times.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately 50 seconds, an internal automatic display cutoff circuit will modify the encoded digit output sequence sent to the DS8868 Decoder/Driver to be the blanking input code (Table II) during all digit times except the most-significant of the mantissa (D2). Thus, in the cutoff power saving mode, only one digit is displayed. The blanking code has been selected to also be the minimum power case for the

Any of the D11 ("CS," " π " or "TAN") keys will restore the display; to restore the display without modifying the status of the calculator use the "CS" key twice, or momentarily force the Display Reset high. The automatic display cutoff feature can be disabled by hardwiring the Display Reset pin to VSS.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in Figures 4 and 5. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released and timed out. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

TABLE 1. Keyboard Matrix

SWITCH		DIGIT TIMING STATES											
INPUTS	D1	D2	D3	D4	D5	D6	D7	D8	D9	D11	D12		
K1	0		9	8	7	6	5	4	3	2	1		
K2	+	cs	STO	1/X	\longleftrightarrow	С	EN	\sqrt{X}	÷	X	-		
К3		π			RCL	ARC	ROL				EEX		
K4		TAN	SIN	cos		LOG	Y× .	LN	e×		10×		

TABLE II. Digits Timing State Truth Table

ENCODED DIGITS DECODED DIGIT STATES (DS8868)															
DD	_	DB	DA	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
PB	DC.	DB	DA			-									
Н	н	L	L	ON											
Н	н	н	Н		ON										
L	н	н	Н			ON				1	l				
Н	L	Н	Н			1	ОИ				}	1	ł		
L	Н	L	Η.					ON		ļ					
н	L	н	L						ON						1
Н	Н	L	н		}	ļ	ŀ			ON.					
L	Н	н	L					1	1	1	ON		ļ		
L	L	Н	н	1								ON		1	
Н	н	Н	L									l	ON	Ì	
L	L	L	Н		}		1			ľ	1			ON	
Н	L.	L	L.								1	١.			ON
L	L	L	L	1		1				1		1		l	

ON = DS8868 output buffer will sink ≥ 110 mA @ VOUT ≤ 0.4V

 $H \equiv \text{Logical High State } (\sim \text{V}_{\text{SS}})$

L ≡ Logical Low State (~ V_{DD})





FIGURE 3. Display Timing Diagram






FIGURE 5. Functional Description of Ready Signal and Key Entry.

ERROR INDICATION

In the event of an operating error, the MM5758 will display all zeros and decimal points. Improper operations or calculations are summarized in Table III. All square root computations are of the absolute value of X; therefore, the square root of a negative number is not considered an invalid operation.

An error condition is reset by pressing "C." All registers in the stack are lost and replaced with zeros. M is saved.

TABLE III. Conditions for Error Indication

FUNCTION	CONDITION (REGISTER X = X)
÷ or 1/X	X = 0
Y×	Y < 0, X LOG Y > 99
e×	X >230
10×	X > 99
LOG X or LN X	X ≤ 0
SIN X, COS X, TAN X	X < 0 or X > 90
ARC SIN X or ARC COS X	X < 0 or X > 1
ARC TAN X	X< 0

KEY OPERATIONS

Clear Key, "C"

Clears X, pushes Y down to X, Z to Y, T to Z and places a zero in T. Subsequent depressions perform the same operation; thus, four "C" depressions will clear a completely full stack. If the display indicates an error condition exists, the "C" key clears X, Y, Z and T. Storage memory M is not affected by any "C" operation.

Number Entries

The first numeral of a number entry following any function, other than "EN," raises the stack and T is lost. Numerals are entered and displayed from left to right. Following "EN" the first number entry is placed in X without affecting the rest of the stack. Ninth and subsequent entries of the mantissa are ignored; third and subsequent entries of the exponent are entered as a new least-significant-digit, and the previous most-significant-digit is lost.

Decimal Point, "."

Places a decimal point on the right side of the leastsignificant-digit being displayed during entry of the mantissa. It is invalid during exponent entry and clears the X-register to zero (starting a new number entry).

Change Sign Key, "CS"

Changes the sign of X. In the exponent entry mode, it changes the exponent sign. It does not terminate entry and therefore can be depressed at any time during the entry mode. Multiple depressions are allowed.

Enter Key, "EN"

Register T is lost, Y and Z are pushed up and X is copied into Y.

THE FOUR FUNCTION KEYS, "+," "-," "x," and " \pm "

Add key, "+"	:	$A + A \rightarrow A$. 7 → Y
Subtract key, "-"	:	$A - X \rightarrow X$	T → 7
Multiply key, "x"	: .	$\mathbf{A} \cdot \mathbf{X} \rightarrow \mathbf{X}$	O → T
Divide kev "÷"	:	$Y \div X \rightarrow X$	0 - 1

Pi Key, " π "

Register T is lost; X, Y and Z are pushed up in the stack and the constant 3.1415927 is placed in X.

Exchange Key, "↔"

Registers X and Y are exchanged; other registers are not affected.

Inverse Trigonometric Key, "ARC"

Preceding one of the three trigonometric keys, "SIN," "COS" or "TAN," it conditions the calculator to determine the angle in degrees of the value in register X. "ARC" followed by any key other than one of the trigonometric keys will be ignored.

Enter Exponent Key, "EEX"

Puts calculator in exponential entry mode. "EEX" must be preceded by a number (mantissa), or it will be ignored. A decimal point is an invalid entry that changes X to zero.

Trigonometric Keys, "SIN," "COS," and "TAN"

Assumes the value of X is an angle in degrees and computes the indicated trigonometric function, replacing X with the result. Register T is replaced by a zero; M, Z and Y are not affected. Following "ARC," the trigonometric keys determine the angle represented by the function in X, and replace X with that value in degrees. T is replaced by a zero; M, Z and Y are unchanged.

Reciprocal Key, "1/X"

A non-zero value of X is replaced by its reciprocal. Registers Y, Z, T and M are unaltered.

Square Root Key, " \sqrt{X} "

The absolute value of X is replaced by its square root. Registers Y, Z, T and M are not altered.

Logarithmic Keys, "LN" and "LOG"

These keys replace the value of X by its natural or common logarithm, respectively. Registers Z and T become zero. Registers Y and M are not affected.

Power Key, "Y"

Determines the value of Y raised to the power of X and replaces X with that result. Registers Y, Z and T become zero. M is not affected.

Exponential Keys, "ex" and "10x"

The constants 2.7182812 or 10.0 are raised to the power of X, respectively, and placed in X. Register T becomes zero; Y, Z and M are not affected.

Memory Keys, "STO" and "RCL"

The memory store key, "STO," copies the value of X (including sign) into storage register M, without altering the stack. The recall key, "RCL," transfers Z to T, Y to Z and X to Y, then copies M into X. Storage register M is not changed and T is lost. Both "STO" and "RCL" terminate an entry mode.

Roll Stack Key, "ROL"

Repositions the data within the operational stack by transferring X to T, Y to X, Z to Y and T to Z. After four successive depressions each of the four data positions has been viewed and returned to its original location.

Range and Accuracy of Functions


The smallest magnitude that can be displayed is $\pm 10^{-99}$ and the total range is $\pm 9.9999999 \times 10^{99}$. Table IV summarizes range and accuracy of the MM5758 functions.

TABLE IV


FUNCTION	RANGE	ACCURACY
+, -, x, ÷, 1/X	$\pm 1 \times 10^{-99} \le X \le \pm 9.9999999 \times 10^{99}$	±1 in first non-zero digit from LSD
\sqrt{X}	$ \pm 1 \times 10^{-99} \le X \le \pm 9.9999999 \times 10^{99} $	±2 in first non-zero digit from LSD
LOG X	$0 < X \le +9.9999999 \times 10^{99}$	7 digits
LN X	$0 < X \le +9.9999999 \times 10^{99}$	7 digits
10 [×]	$\pm 1 \times 10^{-99} \le X \le +99$	5 digits
e ^x	$\pm 1 \times 10^{-99} \le X \le +230$	5 digits
Y*	Y > 0, with X and Y values such that the results will be +1 x $10^{-99} \le X \le$ +9.9999999 x 10^{99}	5 digits
SIN, COS, TAN	$0 \le X \le +90$	7 digits
ARC SIN, ARC COS	$0 \le X \le +1$	5 digits
ARC TAN	$0 \le X \le 9.99999999 \times 10^{99}$	5 digits

^{*}Error in last useable digit is less than 5

Summary of Stack Operations



Summary of Stack Operations (con't)



SAMPLE PROBLEMS

Problem No. 1 1.345 + 7120 - 14251 = ?

		j.	STACK REGISTE	RS			
EY ENTRY	DISPLAY X	, Y	Z		T	MEMORY M	COMMENTS
POWER ON	0.	0	0	0		0	Power on clears all registers and memory
1	1						
	1.						
3	1.3		* -				
4	1.34						
5	1.345						
ENTER	1.345	1.345					Copy X in Y
7	7						
1	71						
2	712					× *	
0	7120						
+	7121.345	0					Add X and Y
1	1 :-	7121.345					
7	17						
CLR	7121.345	0					Clear entry, pushes down stack
1	1	7121.345					
4	14						
2	142						
5	1425						
- 1	14251	7121.345	0	0		0	
-	-7129.655	0	0	0		0	Subtract X from Y
							Note: It is not necessary to cle
				· · · ·			calculator for the next problem

					STACK REGIST	ERS				
KEY ENTRY	DISPLAY	×	Υ,		z		т		MEMORY M	COMMENTS
3	.3		-7129.655		0	0			· 0	The new number entry pushes the answer of the last problem up in the stack
	3.									
7	3.7									
3	3.73									
EEX	3.73									Prepare for exponent entry
7	3.73	07								
CHS	3.73	−07								Change sign of exponent
ENTER	3.73	-07	3.73	− 07	-7129.655					
1	1									
5	15									
CHS	-15									Change sign of mantissa
EEX	-15									
2	-15	02								
4	-15	24								
x	-5.595	- 18	-7129.655		0	0			0	Multiply X and Y
2	2		-5.595	18	-7129.655	0			0	
7	27									
3	273								•	
5 .	2735									
7	27357									
	27357.									
3	27357.3									
÷	-2.0451579	14	-7129.655		0			1		Divide Y by X
CLR	-7129.655		0							Clear Answer
CLR	0.		0		0	0			0	Clear answer from problem 1
•					-					Note: This is not necessary. It is done here to avoid confusion of stack operation in the next prob

Problem No. 3	$\sqrt{10.3 (3^2 + 4^2) (5^2)}$	$+6^{2}$)

			STACK REGISTER	3		
KEY ENTRY	DISPLAY X	Υ	Z	т	MEMORY M	COMMENTS
10.3	10.3	O	0	0 .	0	
ENTER	10.3	10.3				The "Roll" key can be used
						to examine the stack. It is no
2		10.0				necessary for the solution.
3 ENTER	3	10.3 3	10.3			Danista
ROLL	3.	10.3	0	3		Register contents displayed:
ROLL	10.3	0	3	3		Z
ROLL	0.	3	3	10.3		Z T
		3	10.3	0		1
ROLL	3.		0	-		X 3 ²
×	9.	10.3	-	0		3-
4	4	9	10.3	0		
ENTER	4.	4	9	10.3		.3
× .	16.	9	10.3	0 .		4 ²
+	25.	. 10.3	0	0 , ,		$(3^2 + 4^2)$
×	257.5	, 0	0	0	0	$10.3 (3^2 + 4^2)$
5	5	257.5	0	0	0	
ENTER	5.	5	257.5			
×	25.	257.5	0			5 ²
6	6	25.	257.5			
ENTER-	6.	. 6,	25	257.5		
×	36.	25	257.5	. 0		6 ²
+	61.	257.5	0			$(5^2 + 6^2)$
x	15707.5	0				$\frac{10.3 (3^2 + 4^2) ,5^2 + 6^2)}{\sqrt{10.3 (3^2 + 4^2) (5^2 + 6^2)}}$
\sqrt{X}	125.32956	. 0	0	0	0	$\sqrt{10.3 (3^2 + 4^2) (5^2 + 6^2)}$

Problem No. 4 $1 + \frac{1}{2!} \times + \frac{1}{3!} \times^2 = ?$, $X = -0.15$								
			STACK REGISTER					
KEY ENTRY	DISPLAY X	Υ	Z	T	MEMORY M	COMMENTS		
1 ENTER	1 1.	125.32956 1	0 125.32956	0	0			
2	2					2! 1		
$\frac{1}{X}$	0.5					2!		
0.15 CHS STO	0.15 0.15	0.5	1	125.32956	-0.15	X Store X for use later in the problem		
x	−7.5 −02	1	125.32956	0		$\frac{1}{2!}$ X		
+	0.925	125.32956	0			$1 + \frac{1}{2!}X$		
. 3	3	0.925	125.32956	•				
ENTER	3.	3	0.925	125.32956				
2 X	2 6.	0.925	125.32956	0		3!		
$\frac{1}{X}$	0.1666666	0.925	125.32956	0	-0.15	$\frac{1}{3!}$		
RCL	-0.15	0.1666666	0.925	125.32956	− 0.15	X Answer to last problem is lost here		
ENTER	-0.15	-0.15	0.1666666	0.925		Answer to last problem is lost here		

 X^2

−0.15

Notice that the clear does not affect

the memory register. Memory is changed

only by storing another value or by power

0.925

Problem No. 5 $\pi(21) = ?$ $21^2(\pi) = ?$

2.25

-0.15

3.7499985 -03

0.9287499

ENTER

CLR

RCL

			STACK REGISTER	RS		
KEY ENTRY	DISPLAY X	Y	z	Т	MEMORY M	COMMENTS
π	3.1415927	-0.15	0 .	0	-0.15	
21	21	3.1415927	−0.15			
X	65.973446	-0.15	0			$\pi(21)$
21	21	65.973446	− 0.15			
ENTER	21.	21	65.973446	− 0.15		•
X	441.	65.973446	-0.15	0 :		21 ²
π	3.1415927	441	65.973446	− 0.15	1	
x	1385.4423	65.973446	−0.15	0 ,	-0.15	$21^{2}(\pi)$

Problem No. 6 Example using Exchange and Reciprocal keys.

0.925

0

-02

0.1666666

KEY ENTRY	m.m					
KEY ENIRT	DISPLAY X	Υ ,	z	т .	MEMORY M	COMMENTS
5	5	1385.4423	65.973446	-0.15	-0.15	
ENTER	5.	5	1385.4423	65.973446		
1	1					
EXCH	5.	1				
÷	0.2	1385.4423	65.973446	0		
5	5	0.2	1385.4423	65.973446		ч
$\frac{1}{X}$	0.2	0.2	1385.4423	65.973446		Compare the answers obtained by exchanging X and Y. In this case,
						they are identical.
EXCH	0.2	0.2	1385,4423	65.973446		
EXCH	0.2	0.2	1385.4423	65.973446		
	0.	1385.4423	65.973446	0 .		Compare by subtracting zero error
$\frac{1}{X}$	0.0.0.0.0.0.0.0.	Ö	0	0		Divide by zero. Error clears all registers.
CLR	0.	0	0	0	−0.15	After clearing an error, all registers are zero. Memory is not disturbed.

			STACK REGISTE	DC.		
KEY ENTRY	DISPLAY X	Υ.				
1.2345678			Z	Т.	MEMORY M	COMMENTS
STO	1.2345678	0	0	0	− 0.15	
	1.2345678				1.2345678	Store original value
10 ^x	17.161995					
LOG	1.2345678					
RCL	1.2345678	1.2345678				
EXCH	1.2345678					
EXCH	1.2345678					Compare answer to original value
4 .	4					
			1.2345678	*		Fill the stack
ENTER	4.	4		1.234567	8	
3	3					
ENTER	3.	3	4			
2	2					
ENTER	2.	- 2	3			
1				4		\$
10×	1	2	3	4	1.2345678	
	10.	2	3	0	1.2345678	Notice that "T" is lost (same for 10x,
4	4	10.	2	3		
ENTER	4.	4	10.	2		
3	3					4
ENTER	3.	3	4	10		
2	2	-		10		
ENTER	2.					
		2	. 3	4		
1	1					
LOG	2.2 –07	2	0	0	1.2345678	Notice that "Z" and "T" are lost (same
			*:			LOG, LN)
roblem No.	8 Example usin	ıg "e ^x " and "LN	۱" keys			
				FOIRTERS		
EV ENTON				EGISTERS		
EY ENTRY	DISPLAY X	Y		z _.	. T	MEMORY M COMMENT
3.7654321	8.7654321	2.2	-07 2		. 0	
STO		2.2	07 2		U	1.2345678
	8.7654321					8.7654321 Store original value
×	6408.8309					
LN .	8.7654321		0			
RCL	8.7654321	8.7654321	2.2	-07		
-	0.0	2.2	-07 0		0	8.7654321 Compare answer to
					· ·	8.7654321 Compare answer to original. Error is 0.0
roblem No.	9 2 ¹⁰					Original. Error is 0.0
obiem No.	J 2					
			STACK RE	GISTERS		
EY ENTRY	DISPLAY X	Υ	2	z	т	MEMORY M COMMENT
					•	COMMEN
	2 -	8.7654321	8.76543	321 .	2.2 -07	8.7654321
NTER	2.	2			8.7654321	
0	10					
×	1024.0037	0	0		0	8 765/321 N
		•				8.7654321 Notice that "Y," "2 and "T" are lost
			_			and I are lost
oblem No	10 Trigg		š.			
oblem No.	10 Trigonometr	ic computations	-			
oblem No.	10 Trigonometr		STACK REGISTER	s	,	
	10 Trigonometr		STACK REGISTER		MEMORY	COMMENTE
EY ENTRY	DISPLAY X	Υ		s T	MEMORY M	COMMENTS
EY ENTRY	A		STACK REGISTER		MEMORY M 8.7654321	
EY ENTRY	DISPLAY X	Υ	STACK REGISTER Z	т		Enter X in degrees
EY ENTRY O	DISPLAY X	Υ	STACK REGISTER Z	т		Enter X in degrees Sine of 30° is computed
EY ENTRY 0 IN ARC	DISPLAY X 30 0.5000002 0.5000002	Υ	STACK REGISTER Z	т		Enter X in degrees
EY ENTRY 60 BIN ARC BIN	DISPLAY X 30 0.5000002 0.5000002 29.999556	Y 1024.0037	STACK REGISTER Z O	т		Enter X in degrees Sine of 30° is computed
EY ENTRY 50 SIN ARC SIN	DISPLAY X 30 0.5000002 0.5000002 29.999556 4	Y 1024.0037 .29.999556	STACK REGISTER Z 0 1024.0037	T 0		Enter X in degrees Sine of 30° is computed
EYENTRY 00 IIN ARC IIN	DISPLAY X 30 0.5000002 0.5000002 29.999556 4	Y 1024.0037	STACK REGISTER Z O	т		Enter X in degrees Sine of 30° is computed
EYENTRY 00 RIN ARC IIN ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4	Y 1024.0037 .29.999556	STACK REGISTER Z 0 1024.0037	T 0		Enter X in degrees Sine of 30° is computed
EYENTRY 00 IIN ARC IIN	DISPLAY X 30 0.5000002 0.5000002 29.999556 4	Y 1024.0037 .29.999556	STACK REGISTER Z 0 1024.0037	T 0 1024.0037		Enter X in degrees Sine of 30° is computed
EYENTRY 00 RIN ARC IIN ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3	Y 1024.0037 .29.999556 4	STACK REGISTER Z 0 1024.0037 29.999556	T 0		Enter X in degrees Sine of 30° is computed
EYENTRY 0 III RC III ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4.3 3.	Y 1024.0037 .29.999556 4	STACK REGISTER Z 0 1024.0037 29.999556	T 0 1024.0037 29.999556		Enter X in degrees Sine of 30° is computed
EY ENTRY 0 IN ARC IN IN INTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3 3. 2 2.	Y 1024.0037 .29.999556 4	STACK REGISTER Z 0 1024.0037 29.999556	T 0 1024.0037		Enter X in degrees Sine of 30° is computed
EYENTRY 00 01 ARC 01 ENTER ENTER ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3 3. 2 2.	Y 1024.0037 .29.999556 4 3	0 1024.0037 29.999556 4	T 0 1024.0037 29.999556		Enter X in degrees Sine of 30° is computed
EYENTRY 0 IN ARC IN ENTER ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3 3. 2 2.	Y 1024.0037 .29.999556 4	STACK REGISTER Z 0 1024.0037 29.999556	T 0 1024.0037 29.999556		Enter X in degrees Sine of 30° is computed ARC sine is computed
EY ENTRY 0 IN RC IN NTER NTER NTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3 3. 2 2.	Y 1024.0037 .29.999556 4 3	0 1024.0037 29.999556 4	T 0 1024.0037 29.999556 4	8.7654321	Enter X in degrees Sine of 30° is computed
EYENTRY O SIN ARC SIN NTER SIN ENTER	DISPLAY X 30 0.5000002 0.5000002 29.999556 4 4. 3 3. 2 2.	Y 1024.0037 .29.999556 4 3	TACK REGISTER Z 0 1024.0037 29.999556 4 3	T 0 1024.0037 29.999556 4	8.7654321	Enter X in degrees Sine of 30° is computed ARC sine is computed Notice that "T" is lost (same for SIN,

Problem No.	. TO (COII L)						
		•	STACK REGISTER	S			
KEY ENTRY	DISPLAY X	Y	Z	Т	MEMORY	M	COMMENTS
3	3						
ENTER	3.	3	4	1.7452415 -0	2		
2	2						
ENTER	2.	2	3	4			
1	1		•	•			
ARC	1.						
SIN	89.999997	2	3	0	8.7654321		that "T" is lost (same for ACOS, ATAN)
Problem No	. 11				* .		
	• • •		STACK REG	SISTERS			•
				JIST ENS		MEMORY M	COMMENTS
KEY ENTRY	DISPLAY X	Y	Z		т М	MEMORY IVI	COMMENTS
30	30	89.999997	2	. 3	8.	7654321	
cos	0.8660252			0			
ARC	0.8660252						
cos	29.999569	89.999997	2	0	8.	7654321	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Problem No	. 12						
			STACK REGIS	eTEDe			
KEY ENTRY	DISPLAY X	Y	Z	*	T ME	MORY M	COMMENTS
45	45	29.999569	89.999997	2	8.76	54321	

connection diagram


0.9999991

45.000629

29.999569

TAN

ARC TAN



89.999997

8.7654321

Order Number MM5758N See Package 22

2

Calculators

MM5760 slide rule calculator general description

The single-chip MM5760 Slide Rule Calculator was developed using a metal-gate, P-channel enhancement and depletion mode MOS/LSI technology with the primary objective of low end-product cost. A complete calculator as shown in *Figure 1* requires only the MM5760, a keyboard, DM8864 digit driver, NSA298 LED display and a 9V battery with appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5760, as it typically sources about 8.5 mA of peak current. (Note: the typical duty cycle of each digit is 0.104; average LED segment current is therefore approximately 0.89 mA.) The left-most digit is used for the negative sign or the decimal point of a number less than unity.

An internal power-on clear circuit clears all registers, including the memory, when V_{DD} and V_{SS} are initially applied to the chip.

Trailing zero suppression allows convenient reading of the left justified display, and conserves power. The DM8864 digit driver is capable of sensing a low battery voltage and providing a signal during Digit 9 time that can be used to turn on one of the segments as an indicator. Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is included. If no key closure occurs for approximately 35 seconds, all numbers are blanked and all decimal points displayed.

The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information during testing and when the MM5760 is used with other logic or integrated circuits; e.g., with the MM5765 Programmer (Figure 3).

Thirty-two keys are arranged in a four-by-nine matrix (*Figure 1*). In addition to seven arithmetic functions plus logarithmic, trigonometric and accumulating memory functions, the calculator is capable of calculating Y^{\times} , adding the square of X to memory, automatically entering π and providing degrees/radian conversions.

The user has access to four registers designated X, Y, Z and M. X is the display and entry register, and is the bottom of a "push-up" stack that also includes registers Y and Z:

Z	Z		
У	Y	m	M
x .	x		


Note: Lower case letters designate the data in the register identified by a capital letter.

features

- Full 8-digit entry and display capacity
- Complete electronic slide rule capability
 - Arithmetic functions: +, -, x, \div , \sqrt{x} , 1/x, x^2
 - Logarithmic functions: In x, log x, e^x
 - Trigonometric functions: sin x, cos x, tan x, arc sin x, arc cos x, arc tan x
 - Other functions: Y^x, π, change sign, exchange, x² + memory → memory, radians to degrees, degrees to radians
- Three-register operational stack
- Independent accumulating storage register with store, recall, memory plus and memory minus functions
- Floating point input and output
- Direct 9V battery compatibility; low power
- Power-on clear
- No external components required other than display digit driver, keyboard and LED display for complete calculator
- Error indication for over range, overflow and invalid operations
- Left justified entry and results with trailing zero suppression
- Automatic display cutoff
- Reverse polish notation

connection diagram

Dual-In-Line Package



Order Number MM5760N See Package 22

absolute maximum ratings

Voltage at Any Pin Relative to $V_{SS} - V_{SS} + 0.3V$ to $V_{SS} - 12V$

(All other pins connected to V_{SS})

Ambient Operating Temperature Ambient Storage Temperature

0°C to +70°C -55°C to +150°C 300°C

Lead Temperature (Soldering, 10 seconds)

operating voltage range

 $6.5 V \leq V_{SS} - V_{DD} \leq 9.5 V$ V_{SS} is always defined as the most positive supply voltage.

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V$, $T_A = 25^{\circ}C$			16.0	mA ·
Keyboard Scan Input Levels (K1, K2, K3 and K4) Logical High Level Logical Low Level	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V $V_{DD} = V_{SS}$ -6.5V $V_{DD} = V_{SS}$ -9.5V	V _{SS} -2.5		V _{SS} -5.0 V _{SS} -6.0	V V V
Digit Output Levels Logical High Level (V_{OH}) Logical Low Level (V_{OL})	$\begin{aligned} R_{LOAD} &= 3.2 \text{ k}\Omega \text{ to V}_{DD} \\ V_{SS} &= 6.5 \text{V} \leq \text{V}_{DD} \leq \text{V}_{SS} - 9.5 \text{V} \\ V_{DD} &= \text{V}_{SS} - 6.5 \text{V} \\ V_{DD} &= \text{V}_{SS} - 9.5 \text{V} \end{aligned}$	V _{SS} -1.5		V _{SS} -6.0 V _{SS} -7.0	V V
Segment Output Current (Sa through Sg and Decimal Point)	$\begin{split} T_{A} &= 25^{\circ}\text{C} \\ V_{OUT} &= V_{SS} - 3.6\text{V}, V_{DD} = V_{SS} - 6.5\text{V} \\ V_{OUT} &= V_{SS} - 5\text{V}, V_{DD} = V_{SS} - 8\text{V} \\ V_{OUT} &= V_{SS} - 6.5\text{V}, V_{DD} = V_{SS} - 9.5\text{V} \end{split}$	-5.0	−8.5 −10.0	-15.0	mA mA mA
Ready Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL})	$I_{OUT} = -0.4 \text{ mA}$ $I_{OUT} = 10\mu\text{A}$	V _{SS} -1.0		V _{DD} +1.0	V V

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time (Figure 2)		0.32	0.65	1.3	ms
Digit Time (Figure 2)		36	70	145	μs
Segment Blanking Time (Figure 2)		2	4.5	9	μς
Digit Output Transition Times (t _{RISE} and t _{FALL})	C_{LOAD} = 100 pF, R_{LOAD} = 9.6 k Ω		2		μs
Keyboard Inputs High to Low Transition Time After Key Release	C _{LOAD} = 100 pF		4		μs
Ready Output Propagation Time (<i>Figure 3</i>) Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF C _{LOAD} = 100 pF	10		50 1	μs ms
Key Input Time-out Key Entry Key Release		2.8 5.1	6.0 10.4	11.7 20.5	ms ms
Display Cutoff Time (The time after the last valid key closure that all numbers will be blanked and all decimal points displayed.)		10	22	44	second




FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing Diagram

The contents of the accumulating storage register M are replaced with the contents of the X register by using the "STO" key. Preceding "+" or "-" with the "ARC" key sums X into M, or subtracts X from M. "ARC" followed by "STO" squares X and sums it into the memory without changing the value of X. The memory recall key, "RCL," copies M into X without disturbing the value of M. Storage register M is cleared automatically at

power-on or by storing a zero. All registers contain eight digits and sign information.

Inputs are entered and outputs displayed in floating point. The output results are truncated. Data entry always precedes the operation keys that operate on them; this is referred to as Reverse Polish notation. (See examples.)




FIGURE 3. Low Cost Hand Held Programmable Electronic Slide Rule Using the MM5760 Calculator and MM5765 Programmer

KEY SEQUENCE EXAMPLES

KEY		DISPLAY	COMMENTS
		0.	Power-On Clear
1.		1	
o O		10	
0		100	
LOG		2.	
EN		2.	Copy X into Y
10		10	
C	*	2.	Clear X, stack pushes down
C		0.	Stack cleared
10		10	Stadik didalah
EN		10.	
2		2	
Y×		99.99993	6 digit accuracy. Typical calculation time = 1.7 seconds
50		50	o digit docardoy. Typicar careares and
+	•	149.99993	
4		4	
\sqrt{x}		2.	Typical calculation time = 90 ms
EN		2.	Typical calculation time 55 ms
7		7	
_		-5.	
2		2	
X		-1 O.	
÷		-1 4.9 9 9 9 9 3	
9		9	
STO		9.	"STO" terminates data entry
3		3	310 terrimates data entry
		3 3	
ARC		.0.0.0.0.0.0.0	Error indication $(X > 1)$
SIN		.0.0.0.0.0.0.0.0	No clear needed
		.1	NO Clear Heeded
1		-2.3 0 2 5 8 5	Typical calculation time = 260 ms
LN		-2.3 0 2 5 6 5 9.	Typical calculation time 200 ms
RCL		11111111	
1/X		9	Exchange X and Y
9			Exchange X and 1
↔ Y×		.111111111	$1^9 \sqrt{9} = 9^{1/9}$
			1 49 - 9
.8		.8	
ARC		.8	Second "ARC" ignored
ARC		.8	SIN ⁻¹ in degrees
SIN		5 3.1 3 0 1	SIN of 53.1301°
SIN		.8	31N 01 33.13UT

KEY SEQUENCE EXAMPLES (Con't)

KEY	DISPLAY		COMMENTS
ARC	.8	•	
COS	3 6.8 6 9 9	COS ⁻¹ in degrees	
cos	.8	COS of 36.8699	1 4
ARC	.8		
TAN	3 8.6 5 9 8 1	TAN ⁻¹ in degrees	
TAN	.8	TAN of 38.65981	
LOG	09691		
. LN	 0.0.0.0.0.0.0.0		
e×	1.	e^{x} for $X = 0$	
π	3.1415926		
C	1.		
C C	1.276517		
	0.		
LN	0.0.0.0.0.0.0.0		
1	1		
CS	-1		
STO	-1.		
ARC	-1.		
COS ARC	180		
TAN	180		
RCL	8 9.6 8 1 6 9		
e ^x	-1.		
RCL	3678796		
ARC	−1. −1.		
SIN	-9 O.		
ARC	−9 O.		
÷	-1.5 7 0 7 9 6 3	90° in radians	
ARC	-1.5707963	o in radians	*
+	-1.5707963	Accumulate X in M	
RCL	-2.5 7 0 7 9 6 3	Recall M	

EXAMPLE DEMONSTRATING STACK OPERATIONS

Evaluate:
$$\frac{LOG(\frac{14 + 26}{6 - \sqrt{4}})}{SIN(25 + 5)}$$

	STA	CK REGIST	ERS	
KEY	x	Y	Z	COMMENTS
14	14	· ?	?	Y and Z are unknown
EN	14.	14	?	
26	26	14	?	
+	40.	?	0	14 + 26 = 40
6	6	40	?	
EN	6.	6	40	
4_	4	6	40	
\sqrt{X}	2.	6	40	$\sqrt{4} = 2$
	4.	40	0	$ \sqrt{4} = 2 $ $ 6 - \sqrt{4} = 4 $
÷	10.	0	0	$(14+26)/6-\sqrt{4}=10$
LOG	1.	0	0	$LOG[(14 + 26)/(6 - \sqrt{4})] = 1$
25	25	1	0 -	
EN	25.	25	1	
5	5	25	1	
+	30.	1	0	
SIN	.5	1	0	SIN(25 + 5) = 0.5
÷	2.	0	0	$\frac{\text{LOG } [(14-26)/(6-\sqrt{4})]}{=2}$
С	.0,	0 .	0	SIN(25 + 5)

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5760 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip.when one of the key inputs, K1, K2, K3 or K4 is forced more positive than the Logical High Level specified in the Electrical Specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5760 recognizes a series contact resistance up to $50~\text{k}\Omega$ as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately 35 seconds, an internal automatic display cutoff circuit will blank all segments and display nine decimal points. Any key depression will restore the display; to restore the display without modifying the status of the calculator, use two change sign, "CS," depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in *Figures 4* and 5. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM5760 will display all zeros and all decimal points. In addition to normal calculator overflow situations which occur as a result of adding, subtracting, multiplying or dividing and including division by zero, the error indication is displayed for the conditions of Table I.

The Z-register is automatically cleared and the Y- and M-registers are saved. An error condition is cleared by depressing any key except "1/X," "÷," "LOG X" or "LN X." Operation on the X register with an error displayed will be performed as if X contained a zero.

KEY OPERATIONS

(Note: Register X is always displayed.)

Clear Key, "C"

After any key except "ARC," it clears X, pushes Y down to X, Z to Y and places a zero in Z. Subsequent depressions perform the same function; thus, three "C" depressions after a number entry will clear a completely




FIGURE 4. Ready Timing




FIGURE 5. Functional Description of Ready Signal and Key Entry

TABLE I. Conditions for Error Indication

FUNCTION	CONDITIONS (REGISTER X ≡ X)
+, -, x, ÷	Result > 99999999.
÷ or 1/X	X ≤0.0000001
\sqrt{X}	X < 0
Υ×	Y ≤ 0 ℓn 99999999 < X ℓn Y < −28
log X or In X	X ≤ 0.0000001
e ^X	ln 99999999 < X < −28
Sin X or Cos X	$X \ge 7$ radians or $\sim 401^\circ$
ARC Sin X or ARC Cos X	X > 1
Tan X	$X = \pm 90^{\circ}$, or $X \ge 7$ radians

Note: ln 99999999 = 18.420680

full stack. This is also the method used to gain access to the Z register. Memory register M is not affected by "C." Pressing "C" after "ARC" resets the ARC function without affecting any of the data registers.

Number Entries

First entry after "EN" clears X and enters the number into Digit 8 (the second digit from the left of the display) of X. Second through eighth entry (excluding a decimal point) enters the number one digit to the right of the last number entered. The ninth, and subsequent entries, are ignored. The first number key after any key other than "EN" loses Z, pushes Y up to Z, X to Y, clears X and enters the number in Digit 8 of X.

Decimal Point, "."

After an ENTER key, it clears X and displays a decimal point in the left-most digit position. Following a number entry, it places a decimal point to the right of the last number entered. Subsequent depressions without an interceding number entry are ignored; subsequent depressions after interceding number entries will replace the previous point with one to the right of the last entered number.

Change Sign Key, "CS"

Changes the sign of X.

Enter Key, "EN"

Register Z is lost; Y is pushed up to Z and X is copied into Y.

Addition Key, "+"

X is added to Y and the result is placed in $X.\ Z$ is transferred to Y and cleared. Following an "ARC" key, "+" adds the contents of X to M without changing X, Y or Z.

Subtraction Key, "-"

X is subtracted from Y and the result is placed in X. Z is copied into Y, then cleared. Following an "ARC" key, "-" subtracts the contents of X from M without changing X, Y or Z.

Multiplication Key, "X"

X is multiplied by Y and the result is placed in X. Z is transferred to Y and cleared. Following an "ARC" key, "X" converts the value of X from radians to degrees without changing M, Y or Z.

Division Key, "÷"

X is divided into Y and the result is placed in X. Z is transferred to Y and cleared. Following an "ARC" key, "÷" converts the value of X from degrees to radians without changing M, Y or Z.

Pi Key, "π"

Register Z is lost; Y is pushed up to Z and X to Y. The constant 3.1415926 is placed in X.

Exchange Key, "←→"

Registers X and Y are exchanged. Z and M are not affected.

Inverse Trigonometric and Multifunction Key, "ARC"

When used as a prefix to one of the trigonometric keys it conditions the calculator to determine the inverse function of the value in X. For example "ARC" followed by "SIN" computes the angle that has a sine equal to the value of X, replacing X with that angle in degrees. See key descriptions of "+," "-," "X," " $\stackrel{\cdot}{\rightarrow}$," " $\stackrel{\cdot}{\sqrt{X}}$," "STO" and "C" for secondary functions assigned to those keys by preceding them with "ARC." "ARC" followed by any key other than one of the above or one of the trig functions will be ignored.

Reciprocal Key, "1/X"

A non-zero value of X is replaced by its reciprocal. Registers M, Y and Z are not altered.

Square Root Key, "VX"

A positive value of X is replaced by its square root. Registers Y and Z are not altered. Following an "ARC" key, " \sqrt{X} " replaces the value of X with its square. Registers M, Y and Z are not affected.

Logarithmic Keys, "LN" and "LOG"

These keys replace the value of \boldsymbol{X} by its natural or common logarithm, respectively; register \boldsymbol{Z} is lost. M is not altered.

Exponential Key, "ex"

Determines the value of 2.7182818 raised to the power contained in register X, and places that value in X. The contents of Z are lost and Z is cleared. M is not altered.

Power Key, "Yx"

Determines the value of Y raised to the power of X and

replaces X with the result. The contents of Z are lost, Y retains the exponent and Z is cleared. M is not affected.

Memory Keys, "STO" and "RCL"

The memory store key, "STO" copies the value of X (including sign) into storage register M without altering the stack. "STO" following "ARC" squares the value of X and accumulates the result into M. Registers X, Y and Z are not affected. The recall key, "RCL," transfers Y to Z and X to Y, then copies M into X. Storage register M is not changed and Z is lost. Both "STO" and "RCL" terminate the entry mode.

MEMORY OPERATIONS RESULTING IN ERROR CONDITIONS

Any operation in which the storage register M is involved that results in an error condition, will not affect the previous contents of M. For example, if by accumulating X into M("ARC," "+") the contents of M will become greater than 99999999, an error indication will occur and the original contents of M are protected. As a result of the overflow, registers X and Z will be lost an shown in Table II.

TABLE II. Summary of Stack Operations





TABLE II. Summary of Stack Operations (Cont'd)



RANGE AND ACCURACY OF FUNCTIONS

The smallest magnitude that can be displayed is ± 0.00000001 and the total range is from -99999999 to +99999999. The arithmetic functions (+, -, x, \div , 1/X,

 \sqrt{x} , X^2) have eight digit accuracy. All results are truncated. Table III summarizes range and accuracy of the other functions. Arithmetic calculations will be completed in less than 0.5 second; all others except Y^x in less than 2.5 seconds and Y^x in less than 5 seconds.

TABLE III. Digit Accuracy for Various Functions

FUNCTION	UNCTION RANGE	
SIN, COS, TAN	\sim -90 $^{\circ}$ to \sim 90 $^{\circ}$ \sim -360 $^{\circ}$ to \sim 360 $^{\circ}$	7 Digits 6 Digits
ARC SIN and ARC COS	~ −1 to ~ +1	6 Digits
ARC TAN	-99999999 to 99999999	6 Digits
LOG	$X \ge 0$	6 Digits
e×	$-28 \le X \le \ell$ n 99999999	6 Digits
LN	$X \ge 0$	6 Digits
\sqrt{x}	$X \ge 0$	8 Digits
γ×	Y > 0 X ln Y \leq ln 99999999	5 Digits

Note 1: Six digit accuracy, as an example, would be:

n digit accuracy has the nth digit from the MSD being displayed accurate within ±1.



MM5762 financial calculator general description

The single-chip MM5762 Business and Financial Calculator was developed using a metal-gate, P-channel enhancement and depletion mode MOS/LSI technology with low end-product cost as a primary objective. A complete calculator as shown in Figure 1 requires only the MM5762, a keyboard, DS8864 digit driver, NSA1298 LED display, 9V battery and appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5762, as it typically sources about 8.5 mA of peak current. [Note: The typical duty cycle of each digit is 0.104; average LED segment current is therefore approximately 0.104 (8.5 mA), or 0.9 mA average. Correspondingly, the worse-case average segment current is 0.104 (5.0 mA), or 0.52 mA.] The ninth digit (left-most) is used for the negative sign, or the decimal point of a number less than unity.

An internal power-on clear circuit is included that clears all registers, including the memory, when V_{DD} and V_{SS} are initially applied to the chip.

Trailing zero suppression allows convenient reading of the left justified display, and conserves power. The DS8864 digit driver is capable of sensing a low battery voltage and providing a signal during Digit 9 time that can be used to turn on one of the segments as an indicator. Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is included. If no key closure occurs for approximately 35 seconds, all numbers are blanked and all decimal points are displayed.

The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information for testing or applications where the MM5762 is used with other logic or integrated circuits; e.g., with the MM5765 Programmer (Figure 3).

Thirty-two keys are arranged in a four-by-nine matrix as shown in Figure 1. There are the standard four function keys (+, -, ÷, x), Change Sign, Exchange, three accumulating memory control keys plus ten unique business or financially oriented computation keys: three keys for entering interest rate per period, number of periods and amount, three keys for computing present and future values, sinking funds, saving and loan payments and other time/money factors, two keys for computing per cent and delta per cent, a sum-of-digits key and a power key. There is an automatic constant feature.

The user has access to six registers designated X, Y, A, I, N and M. The X-register is used for keyboard entry and display. The Y and A-registers are used in multiply/ divide and add/subtract calculations, respectively. Interest values are held in the I-register and the N-register stores


the number of time periods in financial calculations. M is an accumulating storage memory and is completely independent of the others.

Data is entered into the calculator in floating point business notation. All entries and results are displayed left justified with insignificant zeros to the right of the decimal point suppressed. All intermediate results of a chain calculation are floating point. Terminating keys (such as equal, per cent, etc.) round the displayed result to two decimal positions.

features

- Complete business and financial capability
 - Arithmetic functions: +, -, x, ÷
 - Power function: Y^x
 - Percent: both live percent and delta percent keys
 - · Sum-of-digits capability for computing depreciation or "Rule of 78's" loan costs
 - Financial functions:
 - "n" key, enters number of periods
 - "i" key, enters interest rate per period
 - ▲ "AMT" key, enters given amount
 - ▲ "VAL" key, computes PV or FV
 - ▲ "SAV" key, computes deposit or sinking fund amounts
 - ▲ "LOAN" key, computes payment or loan. amounts
- Accumulating memory
- Automatic constant
- Convenient business (adding machine) entry notation
- Eight full digits
- Power-on clear
- Automatic display cutoff
- Low system cost

connection diagram (DIP Top View)



absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS} .) Ambient Operating Temperature

 V_{SS} + 0.3V to V_{SS} - 12V

 0° C to $+70^{\circ}$ C -55°C to +150°C 300°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

operating voltage range

 $6.5V \le V_{SS} - V_{DD} \le 9.5V$ V_{SS} is always defined as the most positive supply voltage.

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$		8.0	16.0	mA
Keyboard Scan Input Levels		1	į		**
(K1, K2, K3 and K4)		Į.			,
Logical High Level	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V	V _{SS} -2.5			V
Logical Low Level	$V_{DD} = V_{SS} - 6.5V$	33		V _{SS} -5.0	l v
	$V_{DD} = V_{SS} - 9.5V$			V _{SS} =6.0	V
Digit Output Levels					
Logical High Level (V _{OH})	$R_{LOAD} = 3.2 k\Omega$ to V_{DD}				
	$V_{SS} = 6.5V \le V_{DD} \le V_{SS} = 9.5V$	V _{SS} -1.5		1	v
Logical Low Level (V _{OL})	$V_{DD} = V_{SS} - 6.5V$	33		V _{SS} =6.0	v
	$V_{DD} = V_{SS} - 9.5V$			V _{SS} -7.0	٧
Segment Output Current	$T_{\Delta} = 25^{\circ}C$				
(Sa through Sg and Decimal Point)	$V_{OUT} = V_{SS} - 3.6V, V_{DD} = V_{SS} - 6.5V$	-5.0	-8.5		mA
	$V_{OUT} = V_{SS} - 5V$, $V_{DD} = V_{SS} - 8V$		-10.0		mA
	$V_{OUT} = V_{SS} - 6.5 \text{V}, V_{DD} = V_{SS} - 9.5 \text{V}$			-15.0	mA
Ready Output Levels					
Logical High Level (VOH)	I _{OUT} = -0.4 mA	V _{SS} -1.0			V
Logical Low Level (V _{OL})	$I_{OUT} = 10\mu A$	33 1.0		V _{DD} +1.0	v

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Word Time (Figure 2)		0.32	0.75	2.0	ms
Digit Time (Figure 2)		36	83	220	μs
Segment Blanking Time (Figure 2)		2	4.5	14 .	μs
Digit Output Transition Times (t _{RISE} and t _{FALL})	C_{LOAD} = 100 pF, R_{LOAD} = 9.6 k Ω		. 2		μs
Keyboard Inputs High to Low Transition Time After Key Release	C _{LOAD} = 100 pF		4		μs
Ready Output Propagation Time (Figure 4) Low to High Level (t _{PDH})	C _{LOAD} = 100 pF	10		50	μs
High to Low Level (t _{PDL})	C _{LOAD} = 100 pF			1	ms
Key Input Time-out (Figure 5) Key Entry Key Release		2.8 5.1	7.0 12	18 32	ms ms
Display Cutoff Time (The time after the last valid key closure that all numbers will be blanked and all decimal points displayed.)		15	35	92	sec




FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing Diagram




FIGURE 3. Low Cost Hand Held Programmable Financial Computer using the MM5762 Calculator and MM5765 Programmer

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5762 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 are forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristics that can generate continuous noise during "teasing" or low pressure key depressions. The MM5762 defines a series contact resistance up to 50 $k\Omega$ as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately thirty-five seconds, an internal automatic display cutoff circuit will blank all segments and display nine decimal points. Any key depression will restore the display; to restore the display without modifying the status of the calculator, use two Change Sign key depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in *Figures 4 and 5*. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM5762 will display all zeros and all decimal points. The error indication occurs if division by zero is attempted or either a result or intermediate value exceeds 99999999.




FIGURE 4. Ready Timing




FIGURE 5. Functional Description of Ready Signal and Key Entry

The indication is cleared by depressing any key.

If an error results from a "+" or "-" key, the X-register is cleared and the last entry is saved in the A-register; all other registers are not effected. An error condition during "x" or "÷" operations clears X without changing any of the other registers.

Overflow as a result of the "Y*," "VAL," "SAV" or "LOAN" keys clears the X-register and destroys the values in N, I and A. Y is not changed.

An attempt to raise a negative number to a power will cause the error indication to appear, the X-register will be cleared and the exponent will be stored in Y. The other registers are not changed.

Overflow as a result of "M+" destroys the value stored in M, clears X and displays the error indication. Calculations are immediately stopped and other registers are not cleared.

AUTOMATIC CONSTANT

The MM5762 retains as a constant the first factor of a multiplication calculation or the second factor of a division calculation, when that calculation is terminated by an "=" key, "%" key or "=+" key. Subsequent calculations using the stored constant are made by entering a number and operating upon it with the

appropriate terminator ("=," "%" or "= +" key). The Y-register is used to store the constant in the constant mode of operation.

The calculator automatically changes to the chain mode when an "x" or "÷" key occurs in the calculation. In the chain mode, the result of each "x" or "÷" key is stored in both X and Y-registers. A new entry replaces X without altering Y. At the completion of a chain calculation, the Y-register will contain the value used as first factor of the last multiply, or the latest entry if the last operation was a divide.

Table I summarizes the four modes.

KEY OPERATIONS

(Note: Register X is always displayed.)

Clear Key, "C"

Following a number entry or a "MR" key, it clears the X-register only (clear entry). Following any other key it clears registers X, Y and A.

Number Entries

The first entry clears the X-register and enters the number into the LSD of X. Second through eighth entries (excluding a decimal point) are entered one

digit to the right of the last number. The ninth, and subsequent entries are ignored. First entry after a "+," "-," or "M+" following a "+" or "-" key causes the number in the X-register to be transferred to the A-register before clearing and placing the new entry in X.

Decimal Point, ","

As the first depression of a number entry, it clears the X-register and places a point in the leftmost digit. If the previous key was a number, it enters a decimal point to the right of the last number entered. Following a "+," "-," or those keys preceding a "M+" key, the X-register is transferred to A, cleared and a decimal point entered in the leftmost digit. The last decimal point depression in a single number entry is accepted as the valid point.

Change Sign Key, "CS"

Changes sign of register X.

Addition Key, "+"

If the previous key was not a "+" or "-" key, the number in the A-register is added to the X-register, X is transferred to A, and the sum is stored in X. When the last key was a "+" or "-" key, the number in A is added to the number in X without destroying the value of A. The sum is stored in X.

Subtraction Key, "-"

If the previous key was not a "+" or "-" key, the number in the X-register is subtracted from the number in the A-register, X is transferred to A, and the difference is stored in X. When the last key was a "+" or "-" key, the number in A is subtracted from X without destroying the value of A. The result is stored in X.

Multiplication Key, "x"

If there has not been a "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the Y-register and the calculator is set to the chain multiply mode. In a chain calculation in which there has been a "x" key since the last terminator or "÷" key, X is multiplied by Y and the resulting product is stored in both X and Y; if a "÷" key has occured since the last terminator or "x" key, depression of "x" will divide the Y-register by the X-register, with the quotient stored in both X and Y.

Division Key, "÷"

If there has not been an "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the Y-register and the calculator is set to the chain divide mode. In a chain calculation if an "x" key has occured since the last terminator or "÷" key, X is multiplied by Y and the product is stored in both X and Y; if a "÷" key has occured since the last terminator or "x" key, depression of "÷" will divide the Y-register by the X-register, with the quotient stored in both X and Y.

TABLE 1. Mode Summary

MODE	KEYS THAT SET MODE	DESCRIPTION (See Calculation Examples)
CONSTANT MULTIPLY	CLEAR = = + % Δ Y [×] SOD VAL SAV LOAN	Depression of an "=," "= +" or "%" key will multiply the X-register by the Y-register and replace X with the product. Y remains unchanged.
CHAIN MULTIPLY	x, Following a terminator or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will multiply the X-register by the Y-register and place the product in X. Y remains unchanged.
CONSTANT DIVIDE	= With calculator previously in chain divide mode.	Depression of an "=," "= +" or "%" key will divide the X-register by the Y-register and replace X with the quotient. Y is unchanged.
CHAIN DIVIDE	÷, Following a terminator or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will divide the Y-register by the X-register, transfer X to Y, and place the quotient in X .

8

Equal Key, "="

In the chain multiply mode, the value in the X-register is multiplied by the Y-register with the product stored in X. Register Y remains unchanged. In the chain divide mode, depression of "=" will divide Y by X, transfer X to Y, and place the quotient in X. If the calculator is in constant multiply, "=" will multiply X by Y, place the product in X and retain Y. For constant divide, the X-register is divided by Y, the quotient is stored in X; Y is unchanged.

The "=" key always rounds the answer stored in X to two places to the right of the decimal point, and clears register A.

Percent Key, "%"

This key acts exactly like the "=" key except the value of X is divided by 100 and copied into register A before performing the required operation. Register A is not cleared. The result stored in the X-register is rounded to two decimal positions.

Automatic Accumulation Key, "= +"

It acts just like the "=" key in all modes. After the result is stored in X, the value of X is added to the number in the M-register. The result stored in X and accumulated into M is rounded to two decimal places. Register A is cleared.

Memory Plus Key, "M+"

The number in the X-register is accumulated into the M-register. Registers X and A are not changed, so the repeat addition or subtraction conditions that existed before accumulation to memory are still valid.

Memory Recall/Memory Clear Key, "MR"

Following any key except "MR," the value of the M-register is copied into the X-register. If the preceding key was "+," "-" or "M+" following "+" or "-," the number in the X-register is transferred to the A-register before M is recalled. Following another "MR" key, the M-register is transferred to X, then cleared.

Delta Percent Key, "A"

The value of X is subtracted from the Y-register, the difference is divided by the value of X and placed in X. The new value of X is multiplied by 100 and rounded to two digit places. Y retains the difference between the original values of X and Y; register A is unchanged. Calculator mode is set to constant multiply.

Power Key, "Yx"

When the calculator is in either the chain or constant multiply modes, depression of "Y" raises the number in the Y-register to the power of the X-register and replaces X with the result. (Thus, to raise two to the fifth power, use the sequence: "2," "x," "5," "Y".") If the calculator is in the constant or chain divide modes, the value of Y is raised to the inverse of X power; i.e., the key sequence "5," "÷," "2," "Y"," results in the calculation of 5 raised to the 1/2 power. The original value of X is retained in Y and register A is cleared. The calculator is set to the constant multiply mode. Results computed with the "Y" key are rounded to five places.

Exchange Key, "↔"

The X and Y-registers are exchanged. No other registers are effected.

Interest Entry Key, "i"

If the sign of the number in the X-register is positive, "i" divides the number by 100 and stores the quotient in X and the I-register. If the value of X is initially negative, "i" changes the sign, divides by 1200 and stores the quotient in both X and I; i.e., the interest will be compounded monthly.

Number of Periods Entry Key, "n"

If the sign of the number in the X-register is positive, X is copied into register N. A negative value of X is changed to a positive number, multiplied by 12 and the product stored in N and X.

Amount Entry Key, "AMT"

The value of the X-register is copied into the Y-register. No other registers are effected.

Value Key, "VAL"

If the number in the X-register is positive, the "VAL" key will compute future value: the sum of money available at the end of n periods from the present date (N-register) that is equivalent to the present amount (Y-register) with interest i (I-register). When the sign of the number in X is negative, the "VAL" key will compute present value: the sum of money necessary today to accumulate the future amount contained in Y over the n periods of N at the interest rate per interest period that is stored in I. Thus, to compute future value, simply enter i, n and amount in any order and press "VAL." For present value, precede "VAL" with "CS," setting a negative sign in X. Registers Y, N and I are not altered; X is replaced by the computed value and register A is cleared. The calculator is set to the constant multiply mode. The result is rounded to two decimal places.

Savings Deposit Key, "SAV"

If the number in the X-register is negative, the "SAV" key will compute the amount to be deposited at the end of each period in a sinking fund for the number of periods, n, contained in register N, at an interest rate, i, contained in register I, compounded each time period, to accumulate the desired amount, contained in register Y. When the sign of the number in X is positive, the "SAV" key will compute the amount in a sinking fund if the number in Y is deposited at the end of n time periods (N-register) at an interest rate per time period i (I-register), compounded each time period. Thus, to compute the required sinking fund deposit to accumulate a desired amount over a given period of time, enter i, n and the amount in any order using the "i," "n" and "AMT" keys, then "CS" and "SAV," To find the amount in the sinking fund, simply enter i, n and the periodic amount of deposit and press "SAV." Registers N, I or Y are not altered by the calculation, register A is cleared and register X contains the computed value. The calculator is set to the constant multiply mode. Results are rounded to two decimal places.

Loan Installment Key, "LOAN"

If the number in the X-register is negative, the "LOAN" key will compute the end-of-period payment or receipt required over the number of time periods contained in the N-register at an interest rate per time period equal to the value in the I-register to support a loan equal to the amount stored in the Y-register. When the sign of the X-register is positive, "LOAN" computes the amount that can be loaned for a given end-of-period payment stored in Y over the number of time periods contained in N at the interest rate per time period of I, compounded each time period. Thus, to compute the required installment on a given loan, enter the amount of the loan using the "AMT" key, the interest rate using "i" and the number of periods with "n," press "CS" to enter a negative sign in register X, then "LOAN." To compute how much can be borrowed given a fixed payment, enter the payment amount, number of periods and interest rate, then "LOAN." "AMT," "i" or "n" can always be entered in any order. Registers N, I or Y are not altered by the calculation; register A is cleared and register X will contain the computed value. The calculator is set to the constant multiply mode. The result is rounded to two decimal places.

Sum-of-Digits Key, "SOD"

Following a "+" or "-" key, it transfers the number in register X to register A and computes a first sum-of-digits depreciation on that number by multiplying it by the ratio of the number in the N-register to the sum-of-digits of N. The result is rounded to two decimal places and stored in X; the difference between the initial and final values of X, the depreciable value, is stored in registers Y and A. N is decremented by one. (Therefore, to find depreciable value, simply use the "-" key.) Subsequent depressions of the "SOD" key will compute successive

depreciation and depreciable value amounts using the original value of N and present values stored in N and A. N is decremented by one after each computation. The number to be depreciated (or the loan amount in a "Rule of 78's" interest calculation) is always entered with a "+" or "-" key and the number of periods with the "n" key, without regard to key order. If the key preceding "SOD" is not "+" or "-," the sum-of-digits computation is performed on the number in the A-register without the number in X first being transferred to A. The result will be rounded to two decimal places; calculator mode is set to constant multiply.

EXAMPLES

1. Addition or subtraction 2.0 3.2 -12.3

KEYS	DISPL	AY	COMMENTS
2	2		* .
+	2.	1	
3	3	,	
	3.		
2	3.2		
+	5.2		
1	. 1		
.2	12		
	1 2.		
3	1 2.3		
_	-7.1		Note adding machine notation

2. Repeat add or subtract

KEYS	DISPLAY	COMMENTS
3	3	
	3.	
1	3.1	
+	3.1	
+	6.2	
+	9.3	
-	6.2	

3. Chain multiplication or division

	KEYS	DISPLAY	COMMENTS
a)	1	1 🖗	
	×	1.	
	2	2	
	×	2.	
	3	3	
		3.	
	1	3.1	
	×	6.2	
	4	4	
	•	4	
	2	4.2	
	=	2 6.0 4	

EXAMPLES (continued)

3. (continued)

	KEYS	DISPLAY	COMMENTS	
b)	1	.1		
	0	10		
	÷	1 0.		
	. 2	2		
	÷	5.		
	1	1 .		
	0	10		
	÷	.5		
	2	2		
	= .	.2 5		
c)	2	2		
c,	. 0	20		
	x	20.		
	4	4		
	÷	8 0.		
	8	8		
	÷	1 0.		
	7	7		
	x	1.4285714		
	4	4		
	=	5.7 1	"=" rounds to two decimal places	

4. Constant multiplication or division.

	KEYS	DISPLAY	COMMENTS
a)	3 .	3	
	×	3.	
	2	2	•
	=	2 6.	
	4	4	
	=	1 2.	First factor in constant multiply
	5	5	
		5.	
	. 2	5.2	
	=	1 5.6	
	=	4 6.8	15.6 is re-entered and
			multiplied by constant
ь)	. 5	5	
-	÷	5.	
	2	2	
	=	2.5	
	4	4	
	=	2.	Second factor in constant divide
	5	5	·
		5.	
	2	5.2	
	=	2.6	
	=	1.3	2.6 is re-entered and
			divided by constant
	1		

5. To perform products of sums.

$$(5+4) \times (3+2)/(6+7) = ?$$

KEYS	DISPLAY	COMMENTS
5	. 5	· · · · · · · · · · · · · · · · · · ·
+	5.	
4	4	
+	9.	
x	9.	Chain multiply mode is set
3	3	
+	3.	
2	2	
+	5.	
÷	4 5.	(5 + 4) x (3 + 2) is executed
6	6	
+	6.	
7	7	
+	1 3.	
	216	$45 \div 16 + 71$ is executed

6. Calculate percentage.

KEYS	DISPLAY	COMMENTS
3	3	
0	3 0	
0	3 0 0	
	300.	
2	3 0 0.2	
5	3 0 0.2 5	
×	3 0 0.2 5	
5	5	*
%	1 5.0 1	"Live %" key

7. Perform add on and discount

DISPLAY

Add-On:	\$125 plus 5%		
1	1		
2	1 2		
5	1 2 5.		
×	1 2 5.		
5	5		
%	6.2 5	5% of	125 is displayed
+	1 3 1.2 5	125 +	5% is displayed

COMMENTS

b) Discount: \$532.10 by 6%

KEYS

3	5 3	
2	532	
	5 3 2.	
1	5 3 2.1	
×	5 3 2.1	
6	6	*
. %	3 1.9 3	6% of 532.1 is displayed
_	5 0 0.1 7	532.1 - 6% is displayed

8. Perform change sign.

KEYS	DISPLAY	COMMENTS
1 2 CS 3	1 1 2 -1 2 -1 2 3 -1 2 3	Change sign does not terminate entry.
CS 5	1 2 3. 1 2 3.5	
CS 6	-1 2 3.5 -1 2 3.5 6	

9. Perform exchange registers $(X \leftrightarrow Y)$.

	KEYS	DISPLAY	COMMENTS
)	5	5	
	x -	5.	
	3	3	
	=	1 5.	 5 is initially constant multiplie
	4	4	
	↔	5.	4 is now constant multiplier
	=	2 0.	
)	6	6	
	÷	6.	
	3	3	C November and denominator
		6.	Numerator and denominator
	=	5	are exchanged

10. Accumulate in memory, recall and clear memory

COMMENTS

a)	3 -	3		
	M+	3.		Accumulate in memory
	4 .	4		
	M+	4.	7	Accumulate in memory
	5	5		
100	MR	7.		Recall memory
	MR	7.		Recall and clear memory
	MR	0.		Recall and clear memory

DISPLAY

KEYS

EXAMPLES (continued)

10. (continued)

	KEYS	DISPLAY	COMMENTS
ь)	5	5	
	+	5.	
	6	6	
	+	1 1.	,
	M+	1 1.	Accumulate in memory
	. 7	7	
	+	1 8.	
	M+	1 8.	11 + 18 is accumulated in M
	+	2 5.	Repeat add
	3	3	
	2	3 2	
		3 2.	
	2	3 2.2	
	CS	-3 2.2	
	M+	-3 2.2	29 - 32.2 is accumulated in M
	9	9	
	+	3 4.	
	MR .	-3.2	Accumulated value of M is recalled
	+	3 0.8	
	MR	-3.2	Accumulated value of M is recalled
	MR	-3.2	M is cleared
	MR	0.	

11. Accumulate in memory with the use of the "=+" key.

KEYS	DISPLAY	COMMENTS
5	5	
. X	5.	
3	3	
= +	1 5.	$5 \times 3 = 15$ is added to M
4	4	
	4.	
2	4.2	
×	4.2	
3	3	
= +	1 2.6	12.6 is added to M
6	6	
÷	6.	
7	7	Rounded to 2 decimal places
= +	.8 6	and added to memory
9	9	Note method of multiplying
CS	-9	negative number
×	-9.	(gat
. 4	4	
= +	−3 6.	-36. added to memory
MR	−7.5 4	

12. Raising a number to a power.

KEYS	DISPLAY	COMMENTS
a) $2^5 = 32$		
2	2	
· x	2.	
5	5	
Y×	3 2.	
b) 5 ^{1.5} = 11.18		
5	5	
×	5.	
1	1	
	1.	
5	1.5	
Y* 1	1 1.1 8	Rounded to five digits; trailing
		zero is suppressed
c) 3 ⁻⁵ = 0.00412	2	
3	3	
х .	3.	
5	5	
CS	-5	
Y×	.00412	Rounded to five digits

13. Raising a number to a fractional power.

KEYS	DISPLAY	COMMENTS
a) 5 ^{1/2} = 2.2361		
5	5	
÷	5.	
2	2	
Y ^x	2.2 3 6 1	Rounded to five digits
b) 6 ^{1/3} = 1.8171		
6	6	
÷	6.	
. 3	3	
Y ^x	1.8 1 7 1	Rounded to five digits

FINANCIAL EXAMPLES

1. Future Value Computations

To find the accumulated amount in a savings account at the end of 9 years when a) \$2500.00 is deposited at 5.25% interest compounded monthly. b) \$3000. c) \$3000 at 5.00% interest. d) \$3000 at 5.00% interest for 10 years.

	KEYS	DISPLAY	COMMENTS
a)	9	9	Number of years
	CS	-9	Compounded monthly
	n	1 0 8.	Store 9 x 12 in N
	5.25	5.2 5	Interest
	CS	-5.25	Compounded monthly
	i	.004375	Store 5.25/1200 in 1
	2500	2500	Original deposit
	AMT	2500	Store in Y
	VAL	4 0 0 5,8 7	Rounded to two decimal places
b)	3000	3000	
	AMT	3000.	New deposit stored in Y
	VAL	4 8 0 7.0 4	
c)	5	5	
	CS	-5	
	j	.00416666	New interest rate in I
	VAL	4.700.53	
d)	10	10	•
	CS	-1 0	
	ń	1 2 0.	Enter 10 x 12 in N
	VAL	4941.02	

2. Present Value Computations

To find the amount to be deposited to accumulate a) \$5000 in 7 years at 4.5% interest compounded monthly. b) \$10,000. c) \$10,000 in 7.5 years.

	KEYS	DISPLAY	COMMENTS
a)	7	7	Number of years
	CS	-7	Compounded monthly
	n	8 4.	Enter 7 x 12 in N
	4.5	4.5	Interest
	CS	−4.5	Compounded monthly
	i	.00375	Enter 4.5/1200 in I
	5000	5000	Future value
	AMT	5000.	Enter amount in Y
	CS	-5 0 0 O.	
	VAL	3651.1	Present value required
ь)	10000	10000	
	AMT .	10000.	New future value in Y
	CS	-10000.	
	VAL	7 3 0 2.1 9	Present value required
c)	7.5	7.5	
	CS	-7.5	
	n.	9 0.	New time period in N
	cs	−9 0.	,
	VAL	7 1 4 0.0 3	Present value required

FINANCIAL EXAMPLES (continued)

 To find the amount that a) must be deposited monthly in a savings account at an interest rate of 5.5% compounded monthly for 5 years to accumulate \$15,000.
 b) compounded, and deposited quarterly.

	KEYS	DISPLAY	COMMENTS
a)	5.5	5.5	Interest
۵,	CS	-5.5	Compound monthly
	i	.00458333	Enter 5.5/1200
	5	5	Number of years
	CS	-5	Compound monthly
	n	6 0.	Ent 5 x 12 in N
	15000	15000.	Future value
	AMT	15000.	Entered in Y
	CS	-1 5 0 0 0.	
	SAV	2 1 7.7 7	Monthly deposit required
b)	5.5	5.5	Interest
	÷	5.5	
	4	4	Compound quarterly
	÷	1.3 7 5	Use "÷" instead of "="
			for maximum accuracy
	i	.01375	Enter 5.5/400
	С		Terminate chain calcula-
			tion
	5	5	Number of years
	×	5.	Compound quarterly
	4	4	. John pour a quarter,
	=	2 0.	
	n	2 0.	Enter 5 x 4 in N
	15000	15000	Re-enter FV in Y
	AMT	15000.	Amount
	CS	-1 5 0 0 0.	
	SAV	6 5 6.7 1	Quarterly deposit required

 To find the amount accumulated a) if \$100 is deposited at the end of each month for 6 years in a savings account at an interest rate of 4.75%, compounded monthly, b) at 7.5%, c) at 4.75% for 9 years.

	KEYS	DISPLAY	COMMENTS
a)	4.75	4.7 5	Interest
	CS	-4.75	Compounded monthly
	i	.00395833	4.75/1200 entered in I
	6	6	
	CS	- 6	
	n	7 2.	
	100	100	
	AMT	1 0 0.	
	SAV	8 3 1 1.9 3	Accumulated sinking fund
b)	7.5	7.5	
	CS	-7.5	
	n .	9 0.	
	SAV	10786.37	
c)	4.75	4.7 5	
	CS	-4.7 5	
	i	.00395833	
	9	9	
	CS	9	
	n	1 0 8.	
	SAV	1 3 4 4 3.1 7	

5. To find the monthly payments of a loan of \$5,000 at an annual percentage rate of a) 18% for 5 years, b) 12%.

	KEYS	DISPLAY	COMMENTS
a)	18	18	Interest
	CS	-18	Compounded monthly
	i	.0 1 5	18/1200 entered in I
	5	5	Number of years
	CS	- 5	Compounded monthly
	n	6 0.	5 x 12 entered in N
	5000	5000	Loan amount
	AMT	5000.	Entered in Y
	CS	-5 O O O.	8
	LOAN	1 2 6.9 7	Required monthly installment; rounded to two decimal places

5. (continued)

	KEYS	DISPLAY	COMMENTS
•)	12	1 2	
	CS	-1 2	
	i .	.0 1	New interest entered in I
	CS	0 1	
	LOAN	1 1 1.2 2	New monthly installment

 To find the amount of a loan with monthly payments of \$125, and an interest rate of 9% for 3 years. b) 4 years. c) \$120 for 4 years.

	KEYS	DISPLAY	COMMENTS
a)	9	9	Interest
	CS	-9	Compounded monthly
	· i	.0075	9/1200 entered in 1
	3 .	3	Number of years
	cs	-3	Compounded monthly
	n ·	3 6.	3 x 12 entered in N
	125	125	
	AMT	1 2 5.	Payment amount entered in Y
	LOAN	3 9 3 0.8 5	Loan amount is computed
ь)	4	4	
	cs	-4	(n) to desire
	n	4 8.	New number of periods
	LOAN	5 0 2 3.1	entered in N
c)	120	120	. (1)
	AMT	1 2 0.	New payment amount entered in Y
	LOAN	4822.17	entered in Y

7. To find the amount of change and the percent change of a house now valued at \$56,500 which was previously purchased for \$49,750. b) present value of \$30,000.

	KEYS	DISPLAY	COMMENTS
a)	56500	56500	Present value
	AMT	56500.	Enter in Y
	49750	49750	Past value
	Δ	1 3.5 7	% change
	\leftrightarrow	6750.	Amount change
ь)	30000	30000	New present value
	AMT	30000.	
	49750	49750	
	Δ	-3 9.7	Negative % change
	\leftrightarrow	-1 9 7 5 0.	Amount change

8. Performing a sum-of-digits depreciation. Find the depreciation and depreciable value for each year, on an item with an initial cost of \$3,500.00 and a salvage value at the end of 8 years of \$675.00

KEYS	D	ISPLAY	COMMENTS
3500	3 5	500	
+	3.5	500	Enter initial value
675	6	7 5	Enter salvage value
	. 28	3 2 5.	Calculate change
8	8		
n ·	8.		Enter period in N
SOD	62	2 7.7 8	1st year depreciation.
			Rounded to two decima places
. ↔	2	1 9 7.2 2	Depreciable value
SOD	5.4	4 9.3 1	2nd year depreciation
\leftrightarrow	1 1 6	6 4 7.9 1	Depreciable value
SOD	4	7 0.8 3	3rd year depreciation
\leftrightarrow	1	1 7 7.0 8	Depreciable value
SOD	3 9	9 2.3 6	4th year depreciation
\leftrightarrow	7 8	8 4.7 2	Depreciable value
SOD		1 3.8 9	5th year depreciation
\leftrightarrow	4	7 0.8 3	Depreciable value
SOD		3 5.4 2	6th year depreciation
\leftrightarrow		3 5.4 1	Depreciable value
SOD		5 6.9 4	7th year depreciation
· ++		8.4 7	Depreciable value
SOD		8.4 7	8th year depreciation
	0.		Depreciable value

Calculators



MM5763 statistical calculator general description

The single-chip MM5763 Statistical Calculator was developed using a metal-gate, P-channel enhancement and depletion mode MOS/LSI technology with low end-product cost as a primary objective. A complete calculator as shown in *Figure 1* requires only the MM5763, a keyboard, DS8864 digit driver, NSA1298 LED display, 9V battery and appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5763, as it typically sources about 8.5 mA of peak current. [Note: The typical duty cycle of each digit is 0.104; average LED segment current is therefore approximately 0.104 (8.5 mA), or 0.9 mA average. Correspondingly the worse-case average segment current is 0.104 (5.0 mA), or 0.52 mA.] The ninth digit (left-most) is used for the negative sign, or the decimal point of a number less than unity.

An internal power-on clear circuit is included that clears all registers, including the memory, when V_{DD} and V_{SS} are initially applied to the chip.

Trailing zero suppresion allows convenient reading of the left justified display, and conserves power. The DS8864 digit driver is capable of sensing a low battery voltage and providing a signal during Digit 9 time that can be used to turn on one of the segments as an indicator. Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is included. If no key closure occurs for approximately 25 seconds, all numbers are blanked and all decimal points displayed.

The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information for testing or applications where the MM5763 is used with other logic or integrated circuits; e.g., with the MM5765 Programmer (Figure 3).

Thirty-two keys are arranged in a four-by-nine matrix as shown in *Figure 1*. There is an automatic constant feature.

The user has access to eight registers designated X, T, A, C, Y, S, N and M. The X-register is used for keyboard entry and display. The T and A-registers are used in multiply/divide and add/subtract calculations, respectively. C, Y, S and N-registers are used specifically for calculating the statistical functions. M is an accumulating storage memory. Statistical key functions use essentially all registers, including M.


Data is entered into the calculator in floating point business notation. All entries and results are displayed left justified with insignificant zeros to the right of the decimal point suppressed. All intermediate results of a chain calculation are floating point. Terminating keys: equal, percent and ''=+'' round the display result to two decimal places.

features

- Complete business and statistical capability
 - Arithmetic functions +, -, x, ÷
 - Per cent: includes markup and discount
 - Statistical functions:
 - \blacktriangle " Σ x" key sums X, X² and N
 - \blacktriangle " Σ y" key sums Y, Y² and X Y

 - ▲ "REMOVE y" key corrects "Σy" mistake
 - ▲ "FREQ x" key sums grouped data for standard deviation
 - ▲ "X, SD" key calculates standard deviation and mean
 - ▲ "COR-SLOPE" key performs linear regression giving coefficient of correlation, slope, and intercept
 - ▲ "INT" key calculates y-intercept on line for given x
- Square root
- Accumulating memory
- Auto constant
- Business notation
 - +, "adding machine" notation
 - x, ÷, = algebraic notation
- Eight full digits
- Power-on clear
- Display cutoff
- Low system cost

connection diagram (DIP Top View)



Order Number MM5763N See Package 22

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS})

Ambient Operating Temperature

Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds)

V_{SS} + 0.3V to V_{SS} - 12.0

0°C to +70°C

-55°C to +150°C

300°C

operating voltage range

 $6.5 V \leq V_{SS} - V_{DD} \leq 9.5 V$ V_{SS} always defined as most positive supply voltage.

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$		8.0	16.0	mA
Keyboard Scan Input Levels					
(K1, K2, K3 and K4) Logical High Level	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V	V _{SS} -2.5	- " "		V
Logical Low Level	$V_{SS} = V_{SS} = 6.5V$	VSS 2.0		V ₅₅ -5.0	v
Logical Low Love	$V_{DD} = V_{SS} - 9.5V$			V _{SS} -6.0	V
Digit Output Levels				İ	
Logical High Level (V _{OH})	$R_{LOAD} = 3.2 \text{ k}\Omega \text{ to } V_{DD}$,
	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V	V _{SS} -1.5			V
Logical Low Level (V _{OL})	$V_{DD} = V_{SS} - 6.5V$ $V_{DD} = V_{SS} - 9.5V$			V _{SS} =6.0 V _{SS} =7.0	· · · ·
Segment Output Current	$T_{\Delta} = 25^{\circ}C$				
(Sa through Sg and Decimal Point)	$V_{OUT} = V_{SS} = 3.6V, V_{DD} = V_{SS} = 6.5V$	-5.0	- 8.5	İ	mA
	$V_{OUT} = V_{SS} - 5V$, $V_{DD} = V_{SS} - 8V$		-10.0	•	mA
	$V_{OUT} = V_{SS} - 6.5V$, $V_{DD} = V_{SS} - 9.5V$		· ·	-15.0	mA
Ready Output Levels					
Logical High Level (VOH)	I _{OUT} = −0.4 mA	V _{SS} -1.0	·		V
Logical Low Level (VOL)	Ι _{ΟυΤ} = 10μΑ		İ	V _{DD} +1.0	V

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time (Figure 2)		0.32	0.8	2.0	ms
Digit Time (Figure 2)		36	89	222	μs
Segment Blanking Time (Figure 2)		2	5.5	14	μs
Digit Output Transition Times (t _{RISE} and t _{FALL})	C_{LOAD} = 100 pF, R_{LOAD} = 9.6 k Ω		2		μs
Keyboard Inputs High to Low Transition Time After Key Release	C _{LOAD} = 100 pF		4		μς
Ready Output Propagation Time (<i>Figure 3</i>) Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF C _{LOAD} = 100 pF	10		50 1	μs ms
Key Input Time-out Key Entry Key Release		2.8 5.1	7.2 12.8	18 32	ms ms
Display Cutoff Time (The time after the last valid key closure that all numbers will be blanked and all decimal points displayed.)		10	25	63	sec




FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing Diagram.






FIGURE 3. Low Cost Handheld Programmable Statistician Computer Using the MM5763 Calculator and MM5765 Programmer.

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5763 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 are forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5763 defines a series contact resistance up to 50 k Ω as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately twenty-five seconds, an internal automatic display cutoff circuit will blank all segments and display nine decimal points. Any key depression will restore the display; to restore the display without modifying the status of the calculator, use two Change Sign key depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in *Figures 4 and 5*. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low

to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM5763 will display all zeros and all decimal points. The error indication occurs if division by zero is attempted or either a result or intermediate value exceeds 99999999.

The indication is cleared by depressing any key.

If an error results from a "+" or "-" key, the X-register is cleared and the last entry is saved in the A-register; all other registers are not effected. An error condition during "x" or "÷" operations clears X without changing any of the other registers.

Overflow as a result of the statistical keys can effect any register they use; "CA" should be depressed if an error occurs.

Overflow as a result of "M+" saves the value stored in M, clears X and displays the error indication. Calculations are immediately stopped and other registers are not cleared.

AUTOMATIC CONSTANT

The MM5763 retains as a constant the first factor of a multiplication calculation or the second factor of a division calculation, when that calculation is terminated by "=" key, "%" key or "=+" key. Subsequent calculations using the stored constant are made by entering a number and operating upon it with the appropriate terminator ("=," "%" or "= +" key). The T-register is used to store the constant in the constant mode of operation.

The calculator automatically changes to the chain mode when a "x" or "÷" key occurs in the calculation. In the chain mode, the result of each "x" or "÷" key is stored in both X and T-registers. A new entry replaces X without altering T. At the completion of a chain calculation, the T-register will contain the value used as first factor of the last multiply, or the latest entry if the last operation was a divide.

Table I summarizes the four modes.

TABLE I. Mode Summary

MODE	KEYS THAT SET MODE	DESCRIPTION (See Calculation Examples)
CONSTANT MULTIPLY	"CLEAR" "=" "=+" "%"	Depression of an "=," "= +" or "%" key will multiply the X-register by the T-register and replace X with the product. T remains unchanged.
CHAIN MULTIPLY	"x," following a terminator, or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will multiply the X-register by the Y-register and place the product in X. T remains unchanged.
CONSTANT	"=" With calculator previously in chain divide mode.	Depression of an "=," "= +" or "%" key will divide the X-register by the T-register and replace X with the quotient. T is unchanged.
CHAIN DIVIDE	"÷," following a terminator or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will divide the T-register by the X-register, transfer X to T, and place the quotient in X .




FIGURE 4. Ready Timing.




FIGURE 5. Functional Description of Ready Signal and Key Entry.

KEY OPERATIONS

(Note: Register X is always displayed.)

Clear Key, "C"

Following a number entry key, it clears the X-register only (clear entry). Following any other key it clears registers X, K, C, S, N and T.

Clear All Key, "CA"

Clears all registers and sets the calculator to the constant multiply mode.

Number Entries

The first entry clears the X-register and enters the number into the LSD of X. Second through eighth entries (excluding a decimal point) are entered one digit to the right of the last number. The ninth, and subsequent entries are ignored. First entry after a "+," "-," or "M+" following a "+" or "-" key causes the number in the X-register to be transferred to the A-register before clearing and placing the new entry in X.

Decimal Point, "."

As the first depression of a number entry, it clears the X-register and places a point in the left most digit. If the previous key was a number, it enters a decimal point to the right of the last number entered. Following a "+," "-," or "M+" following a "+" or "-," the X-register is transferred to A, cleared and a decimal point entered in the leftmost digit. The last decimal point depression of a number entry is accepted as the valid point.

Change Sign Key, "CS"

Changes sign of register X.

Addition Key, "+"

If the previous key was not a "+" or "-" key, the number in the A-register is added to the X-register, X is transferred to A, and the sum is stored in X. When the last key was a "+" or "-" key, the number in A is added to the number in X without destroying the value of A. The sum is stored in X.

Subtraction Key, "-"

If the previous key was not a "+" or "—" key, the number in the X-register is subtracted from the number in the A-register, X is transferred to A, and the difference is stored in X. When the last key was a "+" or "—" key, the number in A is subtracted from X without destroying the value of A. The result is stored in X.

Multiplication Key, "x"

If there has not been a "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the T-register and the calculator is set to the chain multiply mode. In a chain calculation in which there has been a "x" key since the last terminator or "÷" key, X is multiplied by T and the resulting product is stored in both X and T; if a "÷" key has occured since the last terminator or "x" key, depression of "x" will divide the T-register by the X-register, with the quotient stored in both X and T.

Division Key, "+"

If there has not been a "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the T-register and the calculator is set to the chain divide mode. In a chain calculation if a "x" key has occured since the last terminator or "÷" key, X is multiplied by T and the product is stored in both X and T; if a "÷" key has occured since the last terminator or "x" key, depression of "÷" will divide the T-register by the X-register, with the quotient stored in both X and T.

Equal Key, "="

In the chain multiply mode, the value in the X-register is multiplied by the T-register with the product stored in X. Register T remains unchanged. In the chain divide mode, depression of "=" will divide Y by X, transfer X to T, and place the quotient in X. If the calculator is in constant multiply, "=" will multiply X by T, place the product in X and retain T. For constant divide, the X-register is divided by T, the quotient is stored in X; T is unchanged.

The "=" key always rounds the answer stored in X to two places to the right of the decimal point, and clears register A.

Per Cent Key, "%"

This key acts exactly like the "=" key except the value of X is divided by 100 and copied in register A before performing the required operation. Register A is not cleared. The result stored in the X-register is rounded to two decimal positions.

Automatic Accumulation Key, "= +"

It acts just like the "=" key in all modes. After the result is stored in X, the value of X is added to the number in the M-register. The result stored in X and accumulated into M is rounded to two decimal places. Register A is cleared.

Memory Recall/Memory Clear Key, "MR"

Following any key except "MR," the value of the M-register is copied in to the X-register. If the preceding key was "+," "-" or "M+" following "+" or "-," the number in the X-register is transferred to the A-register before M is recalled. Following another "MR" key, the M-register is transferred to X, then cleared.

Memory Plus Key, "M+"

The number in the X-register is accumulated in the M-register. Registers X and A are not changed, so the repeat addition or subtraction conditions that existed before accumulation to memory are still valid.

Square Root Key, " \sqrt{x} "

The absolute value of the number in the X-register is replaced with its square root.

Sum of X Key, " Σx "

Adds X to the C-register, adds the square of X to the T-register, saves the value of X (to four decimal places) in the Y-register and increments N by one. The operation is completed by copying N into X. The maximum value of N is 99. The register returns to zero on the 100th entry.

Sum of Y Key, " Σy "

Adds the value of X to the A-register, adds the square of X to the M-register, adds the product of X and Y to the S-register, and recalls X to X.

Remove X Key, "REM X"

This is used to delete a data point previously entered by " Σx " key. It subtracts X from C, subtracts the square of X from T, saves X to four decimal places in Y, decrements N by one and copies the new value of N in to X.

Remove Y Key, "REM Y"

This is used to delete an incorrect data point previously entered by the " $\Sigma \gamma$ " key. It subtracts X from A, subtracts the square of X from M, subtracts the product of X and Y from S and copies N to X.

Frequency of X Key, "FREQ"

This is used to sum grouped (identical) data entries for mean and standard deviation computations. If the sign of X is positive, "FREQ" performs the " Σx " operation X - 1 times. When X is negative, "FREQ" performs the "REM X" function |X|-1 times.

Mean and Standard Deviation Key, "X, SD"

Computes both the arithmetic mean and the standard deviation of data points (entered by the " Σx " and "FREQ" keys) with a single key depression. The mean is stored in register X (and therefore is the initial result displayed). Standard deviation is stored in registers A and M and is displayed by using the "MR" key. Registers T, C and N are saved so that additional data points may be entered or deleted, and new mean and standard deviation values calculated.

Correlation Coefficient and Slope Key, "COR SLOPE"

The correlation coefficient and slope of a least squares line fit of accumulated paired data values (that have been entered with the " Σx " and " Σy " keys) are computed with a single key stroke. The correlation coefficient is stored in registers X and S (and therefore is the initial result displayed). Slope is in M and is obtained by using the "MR" key. Registers T and C are lost.

Y-Intercept Key, "INT"

3. Chain multiplication or division

10

5.

10

.25

After the "COR SLOPE" key has been used to compute a least squares line fit on a set of paired data values, any y-coordinate corresponding to a given x-coordinate lying on that line can be computed by entering the x-coordinate in X, and depressing "INT."

TABLE II. Summary of Statistical Functions

KEY	REGISTERS	STATISTICAL EQUATION
"Σx"	X o Y $X + c o C$, where $c = original value of C X^2 + t o T, where t = original value of Tn + 1 o N$, where $n = original value of N$	Σx Σx^2 Increments o
"Σγ"	$X + a \rightarrow A$, where $a = \text{original value of } A$ $X^2 + m \rightarrow M$, where $m = \text{original value of } M$ $(X \cdot Y) + s \rightarrow S$, where $s = \text{original value of } S$	Σy Σy ² Σx · y
"REM x"	$ c - X \rightarrow C $ $ t - X^2 \rightarrow T $ $ n - 1 \rightarrow N $	Delate X _n Delete x _n ² Decrement n
"REM y"	$\begin{aligned} a - X &\rightarrow A \\ m - X^2 &\rightarrow M \\ s - (X \cdot Y) &\rightarrow S \end{aligned}$	Delete y _n Delete y _n Delete (x · y) _n
"x, so"	$\frac{C}{N} \to X$ $\sqrt{\frac{T - \frac{C^2}{N}}{N - 1}} \to M$	$\overline{X} = \frac{\sum x}{n}$ $SD = \sqrt{\frac{\sum x^2 - \frac{(\sum x)^2}{n}}{n-1}}$
"COR-SLOPE"	$\frac{S - \frac{C \cdot A}{N}}{\sqrt{\left(T - \frac{C^2}{N}\right)\left(M - \frac{A^2}{N}\right)}} \to X, S$	$r = \frac{\sum_{\mathbf{X}} \cdot \mathbf{y} - \frac{\sum_{\mathbf{X}} \cdot \sum_{\mathbf{Y}}}{n}}{\sqrt{\left(\sum_{\mathbf{X}} \mathbf{z} - \frac{(\sum_{\mathbf{X}})^2}{n}\right) \left(\sum_{\mathbf{Y}} \mathbf{z} - \frac{(\sum_{\mathbf{Y}})^2}{n}\right)}}$
	$\frac{S - \frac{C \cdot A}{N}}{T - \frac{C^2}{N}} \to M$ $\frac{A - M \cdot C}{N} \to A$	$m = \frac{\sum_{\mathbf{X} \cdot \mathbf{Y}} - \frac{\sum_{\mathbf{X} \cdot \mathbf{Y}} \sum_{\mathbf{Y}}}{n}}{\sum_{\mathbf{X}}^{2} - \frac{(\sum_{\mathbf{X}})^{2}}{n}}$ $b = \frac{\sum_{\mathbf{Y}} - m \cdot \sum_{\mathbf{X}}}{n}$
"INT"	$M \cdot X + A \rightarrow X$	

EXAMPLES

KEYS

DISPLAY

3. 3.1

3.1

9.3 6.2

1. Addition or subtraction

		<u>-12.3</u>		KEYS .	DISPLAY	COMMENTS
KEYS	DISPLAY	COMMENTS				
- 2	2		a)	1	1	
+	2			×	1.	
3	3			2	2	
•	3 .			x	2.	
	3.2			3	3	
					3.	
1	5.2			1	3.1	
1	!			×	6.2	
2	1 2			4	4	
•	1 2.				4	
3	1 2.3			2	4.2	
	-7.1			=	2 6.0 4	
С	0.				2 0.0 4	

2.0

COMMENTS

EXAMPLES (Continued)

3. (Co	ntinued)			7. Perform add	on and discou	ınt
	KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
c)	2	2	er er	a) Add-On, 12		•
	0	20		a) Auu-On, 12	J T J/0	*
	×	2 0.		1	1	
	4	4		2	1 2	
	÷	8 0.				
	8	8		5	1 2 5.	
	÷	1 0.		· ×	1 2 5.	
	7	7		. 5	5 .	
	-	1.4285714		%	6.2 5	5% of 125 is displayed
	×			+	1 3 1.2 5	125 + 5% is displayed
	4 =	4 5.7 1	Result rounded to two places	b) Discount, 5	32.1 - 6%	
				-	_	
. Cor	nstant mu	Itiplication or	division	5	5	
				3	5 3	
	KEYS	DISPLAY	COMMENTS	2	532	
			• .		5 3 2.	
a)	3	3		1	5 3 2.1	
	×	3.		×	5 3 2.1	
	2	2		6	6	
	=	6.			3 1.9 3	6% of 532.1 is displayed
	4	4		. %		
	-	1 2.	First factor in constant multiply	_	5 0 0.1 7	532.1 – 6% is displayed
			First factor in constant martiply			
	5	5				2
		5.				
	2	5.2				
	=	1 5.6		0. 04:4:4:4:4:4:4		
	_	4 6.8		8. Perform cha	ange sign	
. b)	5	5				COMMENTS
	÷	5.		KEYS	DISPLAY	COMMENTS
	2	2				
		2.5		1	1	
	=			2	12	
	4	4		CS	-1 2	Change sign does not
	=	2.	Second factor in constant divide	. 3	-1 2 3	terminate entry.
	5	5			-1 2 3.	
		5.		cs	1 2 3.	
	2	5.2		. 5	1 2 3.5	
	_	2.6		CS	-1 2 3.5	
	_	1.3				
	=	1.3		6	-1 2 3.5 6	
. T.	norform	products of sun		C .	0.	
. 10	perionii	products or sun	ı, e.g.,			
(5	+ 4) × (3 -	+ 2)/(6 + 7) =				
,,,	KEYS	DISPLAY	COMMENTS	9. Accumulat	e in memory,	recall and clear memory
	,					
	5 .	5`		KEYS	DISPLAY	COMMENTS
	+	5.				
	4	4		a) 3	3	
	+	9.		u, 0 M+	3.	Accumulate in memory
	×	9.		4	4	
	3	3		•		Accumulate in memory
	+	3.	•	M+	4.	Accumulate in memory
	-	J.		5	5	

	KEYS	DISPLAY	COMMENTS	5. AC	Julilulate	: III memory,	recair and crear memory
	5 ·	5` 5.			KEYS	DISPLAY	COMMENTS
	4	4		a)	3	3	
	+	9.		a)	M+	3.	Accumulate in memory
	×	9.			4	4	, ,
	3	3			M+	4.	Accumulate in memory
	+	3.	•		5	5	, 100011, 0101
	2	2			MR	7.	Recall memory
	+ .	5.			MR	7.	Recall and clear memory
	+ ÷ 6	4 5. 6	$(5 + 4) \times (3 + 2)$ is executed		MR	0.	Recall and clear memory
	+	6.		ь)	5	5	
	7	7		υ,	+	5.	
	+	1 3.	¥		6	6	
	=	3.4 6	$45 \div (6 + 7)$ is executed and		+	1 1.	
			rounded to two places		M+	1 1.	Accumulate in memory
					7	7	
_	0.15				+	1 8.	
ю.	Calculate per				M+	1 8.	Accumulate in memory
	5% of 300.2	5			+	2 5.	Repeat add
	KEYS	DISPLAY	COMMENTS		3	3	
	KEYS	DISPLAT	COMMENTO		2	3 2	
	3	3				3 2.	
	Ö	3 0			2	3 2.2	
	- 0	300			CS	-3 2.2	
		3 0 0.			M+	-3 2.2	
	2	3 0 0.2			9	9	
	5	3 0 0.2 5			. +	3 4.	
	x	3 0 0.2 5			MR	-3.2	Accumulated value of M is recalled
	5	5			+	3 0.8	
	%	1 5.0 1	"Live %" key executes		MR	-3.2	Accumulated value of M is recalled
	,•		operation and rounds two		MR	-3.2	M is cleared
			places		MR	0.	


EXAMPLES (Continued)

10. Accumulate in memory with the "= +" key

	KEYS	DISPLAY	COMMENTS		cs	-7	
	5	5			FREQx	3.	Negative x sets
	×	5.					"REMOVE x" function
	3	3			5	5	
	= +	1 5.	$5 \times 3 = 15$ is added to M		Σx	4.	
	4	4	O X O TO 13 added to M		4	4	
		4.			FREQ x	7.	Corrected data has been
	2 .	4.2			₹ 00		entered
	, x	4.2			X, SD	4.5 7 1 4 2 8 5	•
	3	3			MR	53452315	
	=+	1 2.6	$4.2 \times 3 = 12.6$ is added to M				
	. 6	6	12.0 13 added (0 W				
%	÷	6.		a		unning mean and sta	ndard deviations
	7	7	(0)		Data: 7, 8,	6, 7, 5	
	= +	.8 6	Rounded to 2 decimal places		CA	0.	
	9	9	and added to M		7	7	
	CS	-9	Note method of multiplying	•	Σχ	1.	
	x	-9.	negative number		8	8	
	4	4			Σx	2.	n = 2
	= +	−3 6.	$-9 \times 4 = -36$ is added to M		\overline{x} , $\widehat{s}D$	7.5	
	MR	-7.5 4			λ, ου	7,5	Mean of first two data
					MR	.70710678	entries
					, WIII	70710078	Standard deviation of
OT 47	CIÓTIOA?	FUNDTION			6	. 6	first two data entries
SIAT	HSTICAL	FUNCTIONAL	EXAMPLES		Σx	3.	2
1 Pa	rform maa	n and atama	d doubat-		X, SD	3. 7.	n = 3
т. ге	om mea	in and standar	ueviation				Mean of first three entries
	KEYS	DISPLAY	COMMENTS		MR	1.	Standard deviation of
		DIOI LA I	COMMENTS		7		first three entires
a)	Data: 4.0, 5.	1, 4.5	and the second of the second o		. 7	7	
					Σx	4.	n = 4
	CA	0.			X, SD	7.	Mean of first four entries
	4	4	(Display in display of		MR	.81649657	Standard deviation of
	Σx	1.	Display indicates first data		-	_	first four entries
	5.1	5.1	point has been entered		5	5	
	Σx	2.	2nd data point entered		Σ_{x}	5.	
	4.5	4.5	A		X, SD	6.6	Mean of all five entires
	Σ×	3.	3rd data point entered		MR	1.1 4 0 1 7 5 4	Standard deviation of all
	X, SD	4.53333333	Mean and standard				five entires
			deviation are com-				
			puted; mean is	2. To	perform I	east squares line	fit on given data
			displayed				
	MR	.55075765	Standard deviation is	(36	e plotted	data on page 10)
			recalled from M		KEYS	DISPLAY	COMMENTS
							932.010
ь)	Data: 3, 3,	3, 3, 4.1, 3.6		a)	Data: 1, 1		
ь)			Always 40A44 6	a)	3, 2		
ь)	CA	0.	Always use "CA" after mean	a)	3, 2 4, 3		
ь)	CA 3	0. 3	Always use "CA" after mean and SD calculation	a)	3, 2		
ь)	CA 3 Σx	0. 3 1.		a)	3, 2 4, 3 6, 4		
ь)	CA 3 Σx 4	0. 3 1. 4	and SD calculation	a)	3, 2 4, 3 6, 4 CA	0.	
ь)	CA 3 Σx 4 FREQ x	0. 3 1. 4 4.	and SD calculation Grouped data points may	a)	3, 2 4, 3 6, 4 CA 1	1	
ь)	CA 3 Σx 4 FREQ x 4.1	0. 3 1. 4 4.	and SD calculation Grouped data points may be entered conveniently	a)	3, 2 4, 3 6, 4 CA 1 Σx	1 1.	n=1
ь)	CA 3 Σx 4 FREQ x 4.1 Σx	0. 3 1. 4 4. 4.1 5.	and SD calculation Grouped data points may	a)	3, 2 4, 3 6, 4 CA 1 Σx 1	1 1. 1	n = 1
ь)	CA 3 Σx 4 FREQ x 4.1 Σx 3.9	0. 3 1. 4 4. 4.1 5.	and SD calculation Grouped data points may be entered conveniently using the "FREQ" key	a)	3, 2 4, 3 6, 4 CA 1 Σx 1 Σy	1 1. 1 1.	n = 1
ь)	CA 3 Σx 4 FREQ x 4.1 Σx 3.9 Σx	0. 3 1. 4 4. 4.1 5. 3.9 6.	and SD calculation Grouped data points may be entered conveniently	a)	3, 2 4, 3 6, 4 CA 1 5x 1 5y 3	1 1. 1 1. 3	n = 1
b)	CA 3 Σx 4 FREQ x 4.1 Σx 3.9 Σx 3.9	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9	and SD calculation Grouped data points may be entered conveniently using the "FREQ" key Wrong data entry	a)	3, 2 4, 3 6, 4 CA 1 Σx 1 Σy 3 Σx	1 1. 1 1. 3 2.	
b)	CA 3 Σx 4 FREQ x 4.1 Σx 3.9 Σx 3.9 REM x	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five	a)	3, 2 4, 3 6, 4 CA 1 \$\sum x\$ 1 \$\sum y\$ 3 \$\sum x\$ 2	1 1. 1 3 2. 2	n = 1 n = 2
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 REM × 3.6	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6	and SD calculation Grouped data points may be entered conveniently using the "FREQ" key Wrong data entry	a)	3, 2 4, 3 6, 4 CA 1 Ex 1 Ey 3 Ex 2 Ex	1 1. 1 1. 3 2. 2. 2	
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 REM × 3.6 Σx	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered.	a)	3, 2 4, 3 6, 4 CA 1 \$\sum \cdot \cdo	1 1. 1 3 2. 2	
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 REM × 3.6	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard	a)	3, 2 4, 3 6, 4 CA 1 \$\Sigma x\$ 1 \$\Sigma x\$ 2 \$\Sigma x\$ 2 \$\Sigma x\$ 4 \$\Sigma x\$	1 1. 1 1. 3 2. 2. 2	n=2
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 REM × 3.6 Σx	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6.	and SD calculation Grouped data points may be entered conveniently using the "FREQ" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed:	a)	3, 2 4, 3 6, 4 CA 1 Ex 1 Ey 3 Ex 2 Ey 4 Ex 3	1 1 1 1 3 2 2 2 2 4 3 3	
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 Σx 3.9 Σx 3.6 Σx X, SD	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed	a)	3, 2 4, 3 6, 4 CA 1 \$\Sigma x\$ 1 \$\Sigma x\$ 2 \$\Sigma x\$ 2 \$\Sigma x\$ 4 \$\Sigma x\$	1 1. 1 1. 3 2. 2 2 2 2. 4 3.	n=2
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 REM × 3.6 Σx	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is	a)	3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 \$\Sigma \text{y}\$ 3 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{y}\$ 4 \$\Sigma \text{y}\$ 6	1 1 1 1 3 2 2 2 2 4 3 3	n=2
b)	CA 3 Σx 4 FREQ × 4.1 Σx 3.9 Σx 3.9 Σx 3.9 Σx 3.6 Σx X, SD	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed	a)	3, 2 4, 3 6, 4 CA 1 Ex 1 Ey 3 Ey 4 Ex 3 Ey 4 Ex 3 Ex 5 Ex 6 Ex 5 Ex 6 Ex 6 Ex 6 Ex 7 Ex 7 Ex 8 Ex 8 Ex 8 Ex 8 Ex 8 Ex 8	1	n=2
	CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.28333333 46654774	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M	a)	3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 \$\Sigma \text{y}\$ 3 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{y}\$ 4 \$\Sigma \text{y}\$ 6	1 1 1 1 2 2 2 2 4 3. 3 3 3	n=2
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 FREM x 3.6 5x X SD MR	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 6 \$\Sigma \text{x}\$ 5 6 \$\Sigma \text{x}\$ 5 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 1 1 1 2 2 2 2 2 4 3 3 3 3 6 4 4	n=2
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 Ex 1 Ey 3 Ex 2 Ey 4 Ex 3 Ex 4 Ex 4	1 1. 1 1. 3 2. 2 2 2. 4 3. 3 3. 6 4. 4	n = 2 n = 3
c) (CA 3 Σx 4 FREQ x 4.1 Σx 3.9 Σx 3.9 REM x 3.6 Σx X, SD MR Correction of Data: 4, 4, 4, 4	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 6 \$\Sigma \text{x}\$ 5 6 \$\Sigma \text{x}\$ 5 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 1 1 1 2 2 2 2 2 4 3 3 3 3 6 4 4	n=2
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD MR Correction of Data: 4, 4, 4, 4,	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma >5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 1 1 1 2 2 2 2 2 4 3 3 3 3 6 4 4	n = 2 n = 3 Correlation coefficient
c) ($\begin{array}{c} \text{CA} \\ \text{3} \\ \text{$\Sigma \times$} \\ \text{4} \\ \text{FREQ} \times \\ \text{4.1} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{REM} \times \\ \text{3.6} \\ \text{$\Sigma \times$} \\ \overline{\text{X_{γ}}} \text{SD} \\ \\ \text{MR} \\ \\ Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, $	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2833333 .46654774 group data entered 5, 5, 5, 5	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 5 6 \$\Sigma \text{x}\$ 5 5 6 5 5 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 1 1 1 2 2 2 2 2 4 3 3 3 3 6 4 4	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0)
c) ($\begin{array}{c} CA \\ 3 \\ \Sigma \\ 4 \\ 4 \\ FREQ \\ 4.1 \\ \Sigma \\ X \\ 3.9 \\ \Sigma \\ 3.9 \\ REM \\ 3.6 \\ \Sigma \\ X \\ 3.6 \\ \Sigma \\ X \\ , SD \\ \\ MR \\ \\ \\ Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, $	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5 0. 4 1.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma >5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 1 1 1 2 2 2 2 4 3. 3 3 6 4 4. 9 9 2 2 7 7 8 8	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares
c) (CA 3	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5 0. 4 1. 3	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma >5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 1 1 1 2 2 2 2 4 3. 3 3 6 4 4. 9 9 2 2 7 7 8 8	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from
c) ($\begin{array}{c} \text{CA} \\ \text{3} \\ \text{$\Sigma \times$} \\ \text{4} \\ \text{FREQ} \times \\ \text{4.1} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{REM} \times \\ \text{3.6} \\ \text{$\Sigma \times$} \\ \text{$X_{ }} \text{$SD} \\ \\ \text{MR} \\ \\ Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, $	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2833333 46654774 group data entered 5, 5, 5, 5 0. 4 1. 3 3.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 6 \$\Sigma \text{x}\$ 5 \$\Sigma >5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 1 1 1 2 2 2 2 4 3. 3 3 6 4 4. 9 9 2 2 7 7 8 8	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD MR Correction of Data: 4, 4, 4, 4, 4, 4, 5 5 FREQ x 5	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5 0. 4 1. 3 3. 5	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 \$\Sigma \text{x}\$ 1 1 \$\Sigma \text{x}\$ 2 \$\Sigma \text{y}\$ 4 \$\Sigma \text{x}\$ 3 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma \text{x}\$ 4 \$\Sigma \text{x}\$ 5 \$\Sigma >5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 1 1 1 1 2 2 2 2 4 3 3 3 3 9 9 9 9 2 2 7 8 8 8 8 8 9 9 1 9 1 9 1 9 1 9 1 9 1 9 1	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0
c) (CA 3	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5 0. 4 1 3 3 3 5 4.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 Σx 1 Σy 3 Σx 2 Σy 4 Σx 3 Σx 4 Σx 4 Σx 3 Σx 4 Σx 3 Cx 4 Ex 3 Cx 4 Ex 4 Ex 4 Ex 6 Ex 6 Ex 6 Ex 6 Ex 6 E	1	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0 y-intercept of least
c) ($\begin{array}{c} \text{CA} \\ \text{3} \\ \text{$\Sigma \times$} \\ \text{4} \\ \text{FREQ} \times \\ \text{4.1} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{$\Sigma \times$} \\ \text{3.9} \\ \text{$EM \times$} \\ \text{3.6} \\ \text{$\Sigma \times$} \\ \overline{X}_{\gamma} \text{ SD} \\ \\ \text{MR} \\ \\ Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, $	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2833333 46654774 group data entered 5, 5, 5, 5 0. 4 1. 3 3. 5 4.7	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M with "FREO"		3, 2 4, 3 6, 4 CA 1 Σx 1 Σy 3 Σx 2 Σy 4 Σx 3 Σx 4 Σx 4 Σx 3 Σx 4 Σx 3 Cx 4 Ex 3 Cx 4 Ex 4 Ex 4 Ex 6 Ex 6 Ex 6 Ex 6 Ex 6 E	1 1 1 1 1 2 2 2 2 4 3 3 3 3 9 9 9 9 2 2 7 8 8 8 8 8 9 9 1 9 1 9 1 9 1 9 1 9 1 9 1	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0 y-intercept of least squares line at x = 0
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD MR Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4,	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2833333 46654774 group data entered 5, 5, 5, 5 0. 4 1. 3 3. 5 4. 7 10.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M		3, 2 4, 3 6, 4 CA 1 Σx 1 Σy 3 Σx 2 Σy 4 Σx 3 Σx 4 Σy 6 Ex 4 Σy 6 Ex 4 Ey COR-SLOPE	1 1. 1 1. 3 2. 2 2 2 4 3. 3. 3. 9 9 2 2 7 7 8 8 6 1 5 3 8 4 6 1	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0 y-intercept of least squares line at x = 0 is computed
c) (CA 3	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2 8 3 3 3 3 3 3 4 6 6 5 4 7 7 4 group data entered 5, 5, 5, 5 0. 4 1 3 3 3 5 4. 7 10. 5	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M with "FREO"		3, 2 4, 3 6, 4 CA 1 Ex 1 Ey 3 Ey 4 Ex 3 Ex 4 Ex 4 Ex 4 Ex 4 Ex 9 COR-SLOPE	1 1. 1 1. 3 2. 2 2 4 3. 3. 3 3. 6 4. 4 4. 99227788 .61538461	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0 y-intercept of least squares line at x = 0 is computed x = 8
c) (CA 3 5x 4 FREQ x 4.1 5x 3.9 5x 3.9 REM x 3.6 5x X, SD MR Correction of Data: 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4,	0. 3 1. 4 4. 4.1 5. 3.9 6. 3.9 5. 3.6 6. 3.2833333 46654774 group data entered 5, 5, 5, 5 0. 4 1. 3 3. 5 4. 7 10.	and SD calculation Grouped data points may be entered conveniently using the "FREO" key Wrong data entry Wrong data is removed. Five data points are entered. Mean and standard deviation are computed: X is displayed Standard deviation is recalled from M with "FREO"		3, 2 4, 3 6, 4 CA 1 Σx 1 Σy 3 Σx 2 Σy 4 Σx 3 Σx 4 Σy 6 Ex 4 Σy 6 Ex 4 Ey COR-SLOPE	1 1. 1 1. 3 2. 2 2 2 4 3. 3. 3. 9 9 2 2 7 7 8 8 6 1 5 3 8 4 6 1	n = 2 Correlation coefficient is displayed (perfect correlation = 1.0) Slope of least squares line fit is recalled from M x = 0 y-intercept of least squares line at x = 0 is computed

STATISTICAL FUNCTION EXAMPLES (Continued)

2. (Continued)



b) Data: 2, 5 1, 4 0, 3

KEYS	DISPLAY	COMMENTS
CA 2	0. 2	

KEYS	DISPLAY	COMMENTS
Σx	1.	n _× = 1
5	5	
Σγ	1.	n _v = 1
8	8	Wrong data point is entered
Σ×	2.	n _× = 2
. 9	9	
Σ y	2.	n _y = 2
8	8.	Wrong data point is removed
REM ×	1	n _× = 1
9	9	
REM y	1.	n _y = 1
1	1	
Σx	2.	$n_x = 2$
4	4	
Σ y	2.	n _y = 2
0	0	
Σx	3.	n _x = 3
. 3	3	
Σ_{Y}	3.	n _y = 3
COR-SLOP	E 1.	Correlation coefficient
		is displayed
MR	1.	Slope is displayed
3	3	For $x = 3$,
INT	6.	the y-intercept is 6



MM5764 conversion calculator

general description

The single-chip MM5764 Conversion Calculator was developed using a metal-gate, P-channel enhancement and depletion mode MOS/LSI technology with low end-product cost as a primary objective. A complete calculator as shown in *Figure 1* requires only the MM5764, a keyboard, DS8864 digit driver, NSA1298 LED display, 9V battery and appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5764, as it typically sources about 8.5 mA of peak current. [Note: The typical duty cycle of each digit is 0.104; average LED segment current is therefore approximately 0.104 (8.5 mA), or 0.9 mA average. Correspondingly the worse-case average segment current is 0.104 (5.0 mA), or 0.52 mA.] The ninth digit (left-most) is used for the negative sign, or the decimal point of a number less than unity.

An internal power-on clear circuit is included that clears all registers, including the memory, when V_{DD} and V_{SS} are initially applied to the chip.

Trailing zero suppresion allows convenient reading of the left justified display, and conserves power. The DS8864 digit driver is capable of sensing a low battery voltage and providing a signal during Digit 9 time that can be used to turn on one of the segments as an indicator. Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is included. If no key closure occurs for approximately 25 seconds, all numbers are blanked and all decimal points displayed.

The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information for testing or applications where the MM5764 is used with other logic or integrated circuits; e.g., with the MM5765 Programmer (Figure 3).

Thirty-two keys are arranged in a four-by-nine matrix as shown in Table I. There is an automatic constant feature.


The user has access to five registers designated X, T, A, K and M. The X-register is used for keyboard entry and display. The T and A-registers are used in multiply/divide and add/subtract calculations, respectively. M is an accumulating storage memory. The K-register is used to store a user defined conversion constant.

Data is entered into the calculator in floating point business notation. All entries and results are displayed left justified with insignificant zeros to the right of the decimal point suppressed. All intermediate results of a chain calculation are floating point. Terminating keys "=," "%," and "= +" round the displayed result to two decimal places.

features

- Full 8-digit entry and display calculator
- Arithmetic functions: +, -, x, ÷, =, %, 1/x
- Percent mark-up and discount
- Twenty automatic conversions
- A user definable conversion key
- Change sign and " π " keys
- Accumulating memory: MR, M+, =+, MC
- Square root
- Auto constant
- Business notation
 - +, "adding machine" notation
 - x, ÷, = algebraic notation
- Automatic power-on clear
- Automatic display cutoff
- Direct 9V battery compatibility; low power

connection diagram



Order Number MM5764N See Package 22

absolute maximum ratings

 V_{SS} + 0.3V to V_{SS} - 12.0 Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS}) Ambient Operating Temperature

0°C to +70°C -55°C to +150°C

300°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

operating voltage range

 $6.5 \text{V} \leq \text{V}_{\text{SS}} - \text{V}_{\text{DD}} \leq 9.5 \text{V}$ V_{SS} always defined as most positive supply voltage.

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$			16.0	mA
Keyboard Scan Input Levels (K1, K2, K3 and K4) Logical High Level Logical Low Level	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V $V_{DD} = V_{SS}$ -6.5V	V _{SS} -2.5		V _{ss} -5.0 V _{ss} -6.0	. V V
Digit Output Levels	$V_{DD} = V_{SS} - 9.5V$			V _{SS} 0.0	
Logical High Level (V_{OH}) Logical Low Level (V_{OL})	$R_{LOAD} = 3.2 \text{ k}\Omega \text{ to V}_{DD}$ $V_{SS} - 6.5V \le V_{DD} \le V_{SS} - 9.5V$ $V_{DD} = V_{SS} - 6.5V$ $V_{DD} = V_{SS} - 9.5V$	V _{SS} -1.5		V _{SS} =6.0 V _{SS} =7.0	V V V
Segment Output Current (Sa through Sg and Decimal Point)	$T_A = 25^{\circ}C$ $V_{OUT} = V_{SS} - 3.6V, V_{DD} = V_{SS} - 6.5V$ $V_{OUT} = V_{SS} - 5V, V_{DD} = V_{SS} - 8V$ $V_{OUT} = V_{SS} - 6.5V, V_{DD} = V_{SS} - 9.5V$	-5.0	-8.5 -10.0	-15.0	mA mA mA
Ready Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL})	I _{OUT} = -0.4 mA I _{OUT} = 10µA	V _{ss} -1.0		V _{DD} +1.0	V

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time (Figure 2)		0.32	0.8	2.0	ms
Digit Time (Figure 2)		36	89	222	μs
Segment Blanking Time (Figure 2)		2	5.5	14	·μs
Digit Output Transition Times $(t_{RISE}$ and $t_{FALL})$	C_{LOAD} = 100 pF, R_{LOAD} = 9.6 k Ω		2		μs
Keyboard Inputs High to Low Transition Time After Key Release	C _{LOAD} = 100 pF		4		μs
Ready Output Propagation Time (Figure 3) Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF C _{LOAD} = 100 pF	10		50 1	μs ms
Key Input Time-out Key Entry Key Release		2.8 5.1	7.2 12.8	18 32	m m
Display Cutoff Time (The time after the last valid key closure that all numbers will be blanked and all decimal points displayed.)	• • • • • • • • • • • • • • • • • • •	10	25	63	se




FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing Diagram




FIGURE 3. Low Cost Handheld Programmable Calculator Using the MM5764 Calculator and MM5765 Programmer.

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5764 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 are forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5764 defines a series contact resistance up to 50 $k\Omega$ as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately twenty-five seconds, an internal automatic display cutoff circuit will blank all segments and display nine decimal points. Any key depression will restore the display; to restore the display without modifying the status of the calculator, use two Change Sign key depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as

valid, then goes low as indicated in *Figures 4 and 5*. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM5764 will display all zeros and all decimal points. The error indication occurs if division by zero is attempted or either a result or intermediate value exceeds 99999999.

The indication is cleared by depressing any key.

If an error results from a "+" or "-" key, the X-register is cleared and the last entry is saved in the A-register; no other registers are affected. An error condition during "x" or "÷" operations clears X without changing any of the other registers.

Overflow as a result of "M+" saves the value stored in M, clears X and displays the error indication. Calculations are immediately stopped and other registers are not cleared.

Overflow as a result of a conversion clears X and saves all other registers.

AUTOMATIC CONSTANT

The MM5764 retains as a constant the first factor of a multiplication calculation or the second factor of a division calculation, when that calculation is terminated by "=" key, "%" key or "= +" key. Subsequent calculations using the stored constant are made by entering a number and operating upon it with the appropriate terminator ("=," "%" or "= +" key). The T-register is used to store the constant in the constant mode of operation.

The calculator automatically changes to the chain mode when a "x" or "÷" key occurs in the calculation. In the chain mode, the result of each "x" or "÷" key is stored in both X and T-registers. A new entry replaces X without altering T. At the completion of a chain

TABLE I. Mode Summary

MODE	KEYS THAT SET MODE	DESCRIPTION (See Calculation Examples)
CONSTANT MULTIPLY	"CLEAR" "=" "=+" "%"	Depression of an "=," "= +" or "%" key will multiply the X-register by the T-register and replace X with the product. T remains unchanged.
CHAIN MULTIPLY	"x," following a terminator, or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will multiply the X-register by the T-register and place the product in X. T remains unchanged.
CONSTANT DIVIDE	"=" With calculator previously in chain divide mode.	Depression of an "=" ""= +" or "%" key will divide the X-register by the T-register and replace X with the quotient. T is unchanged.
CHAIN DIVIDE	"÷," following a terminator or "÷" or "x" operation	Depression of an "=," "= +" or "%" key will divide the T-register by the X-register, transfer X to T, and place the quotient in X .




FIGURE 4. Ready Timing




FIGURE 5. Functional Description of Ready Signal and Key Entry.

calculation, the T-register will contain the value used as first factor of the last multiply, or the latest entry if the last operation was a divide.

Table I summarizes the four modes.

KEY OPERATIONS

(Note: X-register is always displayed.)

Clear Key, "C"

Following a number key, it clears only the X-register (clear entry); after any other key, it clears registers X, A and T.

Number Entries

The first entry clears the X-register and enters the number as the LSD of X. Second through eighth entries (excluding a decimal point) are entered one digit to the right of the previous number. The ninth, and subsequent entries, are ignored. First entry after a "+,"

"-," or "M+" following a "+" or "-" key transfers the existing number in the X-register to the A-register before clearing and placing the new entry in X.

Conversion Functions

With the exception of the six single function conversion keys, all conversions are preceded by either the shift key, "\rightarrow," or the reverse conversion key, "\rightarrow." Depression of the appropriate conversion key replaces the value in the X-register with a converted result, as summarized in Table II. The six single function keys (inches \rightarrow mm," "inches \rightarrow cm," "ft \rightarrow inches," "ft \rightarrow m," "yds \rightarrow m" and "miles \rightarrow km") do not need to be preceded by the shift key, "\rightarrow," for forward conversions. Only the X-register is affected by a conversion operation.

Constant Store Key, "KS"

The value of X is copied into the K-register. Following a forward conversion key, ">," X is multiplied by K and the product stored in X; following a "\in" key, X is divided by K, and the quotient is stored in X.

8

Decimal Point, "."

As the first depression of a number entry, it clears the X-register and places a point in the leftmost digit. If the previous key was a number, it enters a decimal point to the right of the last number entered. Following a "+," "-," or those keys preceding a "M+" key, the X-register is transferred to A, cleared and a decimal point entered in the leftmost digit. The last decimal point depression in a single number entry is accepted as the valid point.

Change Sign Key, "CS"

Changes sign of register X.

Addition Key, "+"

If the previous key was not a "+" or "-" key, the number in the A-register is added to the X-register, X is transferred to A, and the sum is stored in X. When the last key was a "+" or "-" key, the number in A is added to the number in X without destroying the value of A. The sum is stored in X.

Subtraction Key, "-"

If the previous key was not a "+" or "-" key, the number in the X-register is subtracted from the number in the A-register, X is transferred to A, and the difference is stored in X. When the last key was a "+" or "-" key, the number in A is subtracted from X without destroying the value of A. The result is stored in X.

Multiplication Key, "x"

If there has not been an "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the T-register and the calculator is set to the chain multiply mode. In a chain calculation in which there has been a "x" key since the last terminator or "÷" key, X is multiplied by T and the resulting product is stored in both X and T; if a "÷" key has occured since the last terminator or "x" key, depression of "x" will divide the T-register by the X-register, with the quotient stored in both X and T.

Division Key, "+"

If there has not been an "x" or "÷" key since the last terminator key ("=," "= +" or "%"), the value of the X-register is copied into the T-register and the calculator is set to the chain divide mode. In a chain calculation if a "x" key has occured since the last terminator or "÷" key, X is multiplied by T and the product is stored in both X and T; if a "÷" key has occured since the last terminator or "x" key, depression of "÷" will divide the T-register by the X-register, with the quotient stored in both X and T.

Equal Key, "="

In the chain multiply mode, the value in the X-register is multiplied by the T-register with the product stored

in X. Register T remains unchanged. In the chain divide mode, depression of "=" will divide T by X, transfer X to T, and place the quotient in X. If the calculator is in constant multiply, "=" will multiply X by T, place the product in X and retain T. For constant divide, the X-register is divided by T, the quotient is stored in X; T is unchanged.

The "=" key always rounds the answer stored in X to two places to the right of the decimal point, and clears register A.

Per Cent Key, "%"

This key acts exactly like the "=" key except the value of X is divided by 100 and copied in register A before performing the required operation. The result stored in X is rounded to two decimal positions.

Memory Plus Key, "M+"

The number in the X-register is accumulated in the M-register. Registers X and A are not changed, so the repeat addition or subtraction conditions that existed before accumulation to memory remain valid.

Memory Recall Key, "MR"

The value of register M is copied into the X-register. If the preceding key was a "+," "-" or "M+" followed by "+" or "-," the value of X is transferred to the A-register before M is copied into it.

Memory Clear Key, "MC"

The M-register is cleared, without affecting any other registers.

Reciprocal Function, "1/x"

If the number entry key "1" is preceded by either the forward or reverse conversion shift keys, " \rightarrow " or " \leftarrow ," a non-zero value of X is replaced by its reciprocal. Registers A, T, K and M are not altered.

Square Root Function, "Vx"

If the number entry key "2" is preceded by either the forward or reverse conversion shift keys, " \rightarrow " or " \leftarrow ," the absolute value of X is replaced by its square root. Registers A, T, K and M are unaltered.

Pi-function, " π "

If the decimal point entry key is preceded by either the forward or reverse conversion shift keys, " \rightarrow " or " \leftarrow ," the value of X is replaced by the constant 3.1415927.

Equal Plus Key "=+"

This key acts exactly like the "=" key followed by a "M+" key. The multiply or divide is executed the result is rounded to two places then the rounded result is added to the Memory.

TABLE II. Summary of Key Functions

KEY MATRIX DESIGNATION	PRIMARY KEY FUNCTION	IF PRECEDED BY "→" SHIFT KEY	IF PRECEDED BY "+" SHIFT KEY
K1-D1	N/C	_	<u>-</u> 2 2 3 3 4 5 5 5
K1-D2	Minus, "-"	"_"	n_n
K1-D3	Plus, "+"	"+"	" ₊ "
K1-D4	Divide, "÷"	n <u>+</u> n	<i>u</i> ≟"
K1-D5	Multiply, "x"	"x"	"x"
K1-D6	Constant Store, "KS" Constant Conversion	$X_o \cdot K \rightarrow X$	$X_o \div K \rightarrow X$
K1-D7	Ft → in	$X_{o} \cdot (12) \rightarrow X$	$X_o \div (12) \rightarrow X$
K1-D8	In→mm	X _o · (25.4) → X	$X_0 = (25.4) \rightarrow X$
K1-D9	In → cm	$X_0 \cdot (2.54) \rightarrow X$	
K2-D1	Mile → km	$X_0 \cdot (1.609344) \to X$	$X_o \div (2.54) \rightarrow X$
K2-D2	Ft → m	1	$X_o \div (1.609344) \to X$
K2-D3	Forward Shift, "→"	X _o · (0.3048) → X	$X_o \div (0.3048) \rightarrow X$
K2-D4			<i>"→"</i>
	Memory Clear, "MC"	"MC"	"MC"
K2-D5	Yard → m	X _o · (0.9144) → X	$X_{o} \div (0.9144) \to X$
K2-D6	Memory Plus, "M+" MPH → knots	X _o • (0.86836) → X	$X_{o} \div (0.86836) \to X$
K2-D7	Memory Recall, "MR" Imp. Gal. → U.S. Gal.	X _o · (1.20094) → X	$X_0 \div (1.20094) \to X$
K2-D8	Clear, "C"	"C"	"C"
K2-D9	N/C	_	
K3-D1	N/C	_	
K3-D2	Equal, "=" Acres → Hectares	X _o · (0.404687) → X	$X_{o} : (0.404687) \to X$
K3-D3	Equal Plus, "=+" Cubic Ft → gal	X _o · (7.4805) → X	$X_{o} \div (7.4805) \to X$
K3-D4	Change Sign, "CS" Atmospheres → PSI	$X_o \cdot (14.696) \rightarrow X$	$X_{o} \div (14.696) \to X$
K3-D5	Decimal Point, "" " π	3.1415927 → X	3.1415927 → X
K3-D6	"9" Oz → cc	X _o • (29.5737) → X	$X_{o} \div (29.5737) \to X$
K3-D7	"8" Quarts → liters	X _o · (0.946333) → X	X _o ÷ (0.946333) → X
K3-D8	"7" Gal → liters	$X_{o} \cdot (3.785332) \to X$	$X_o \div (3.785332) \to X$
K3-D9	"6" Lb → oz	$X_{o} \cdot (16) \rightarrow X$	$X_o \div (16) \rightarrow X$
K4-D1	''5'' Oz → grams	$X_{o} \cdot (28.3495) \to X$	$X_o \div (\bar{2}8.3495) \rightarrow X$
K4-D2	"4" Lb → kilogram	X _o · (0.453592) → X	$X_o \div (0.453592) \to X$
K4-D3	"3" Stone → Ib	$X_o \cdot (14) \rightarrow X$	$X_o \div (14) \rightarrow X$
K4-D4	"2" Square Root, "√X"	$\sqrt{X_o} \rightarrow X$	$\sqrt{X_o} \to X$
K4-D5	"1" Reciprocal, "1/X"	1/X _o → X	$1/X_o \rightarrow X$
K4-D6	"0" °F → °C	$X_{o} \cdot (9/5) + 32 \rightarrow X$	$(X_o - 32) \cdot 5/9 \rightarrow X$
K4-D7	Reverse Shift, "←"	<i>"</i> ←"	<i>n</i> ← <i>n</i>
K4-D8	Percent, "%" Acre → Sq. ft	X _o · (43560) → X	X _o ÷ (43560) → X

1. Addition	and subtraction	of a column o	f numbers:

	2	0.
	3	.2
1	2	2

		<u>-12.3</u>
KEY	'S DISPI	AY COMMENTS
2	2	
+	2.	2 is entered
3	3	
	3.	
2	3.2	
+	5.2	2 + 3.2 is displayed
1	1	
. 2	1 2	
	1 2.	
3	1 2.3	
_	-7.1	12.3 is subtracted from
· c	0.	(2 + 3.2)

2. Repeat add or subtract

EXAMPLES

KEYS	DISPLAY	COMMENTS
3	3	
	3.	
1	3.1	
+	3.1	3.1 is entered
+	6.2	3.1 + 3.1 computed
+	9.3	3.1 + 3.1 + 3.1 computed
_	6.2	9.3 - 3.1 computed
C	0	

3. Chain multiplication or division

KEYS

b) Division

a) Multiplication		
. 1	1	•
x	1.	
2	2 .	
x	2.	1 x 2 is computed
3.1	3.1	
x	6.2	2 x 3.1 is computed
4.2	4.2	*
=	26.0 4	6.2 x 4.2 is computed

DISPLAY

COMMENTS

5 ÷ 10 is computed 0.5 ÷ 2 is computed

10 10 10. 10. 2 5. 10 5 2 .2 5 2 ÷ 10 10 ÷ 2 is computed

a) Mixed multiplication and division	

20	20	
×	20.	
4	4	
÷	80.	
8	8	
-	10.	
7	7	
×	1.4 2 8 5 7 1 4	
4	4	
=	5.7 1	Result rounded to two places

4. Constant multiplication or division

	KEYS	DISPLAY	COMMENTS
a)	3	3	
	×	3.	
	2	2	
	=	6	
	4	4	
	=	1 2.	First factor in constant multiply
	5	5	and the second second
		5.	
	2	5.2	
	=	1 5.6	
	=	4 6.8	•.
b)	5	5	
	÷	5.	
	2	2	
	=	2.5	
	4	4	and the second s
	=	2.	Second factor in constant divide
	5	5	
		5.	
	2	5.2	
	= .	2.6	and the second second
	=	1.3	

5. To perform products of sums

15	+	41	v	13	+	21/1	6+	7١	=

KEYS	DISPLAY	COMMENTS
5	5	
+	5.	
4	4	
+	9.	
×	9.	•
3	3	
. +	3.	
2	2	
+	5.	
÷	4 5.	(5 + 4) x (3 + 2) is executed
6	6	
+	6.	
7	7	
+ , '	1 3.	
. =	3.4 6	45 ÷ (6 + 7) is executed and rounded to two places


6. Calculate percentage

DISPLAY	COMMENTS
3	
30	
300	
300.	
3 0 0.2	
3 0 0.2 5	
3 0 0.2 5	
5	
1 5.0 1	"Live %" key, rounded two places
	3 30 300 300 300.2 300.2 500.25

7. Perform add-on and discount

KEYS	DISPLAY	COMMENTS
a) Add-On		
1	1	
2	1 2	
5	1 2 5.	
×	1 2 5.	
5 .	5	
%	6.2 5	5% of 125 is displayed
+	1 3 1.2 5	125 + 5% is displayed

EXAM	DIFC (Co				
	PLES (Continued)		10. (Conti	nued)	
7. (Cor	ntinued)		KEYS	DISPLAY	COMMENTS
KE	YS DISPLAY	COMMENTS	6	6	
		COMMENTS	÷	6.	
b) Discou	nt		7	7	
_	<u> </u>		= +	.8 6	Rounded to 2 decimal plac
5			9	9	rigariasa to 2 decirrar prac
3 2		The second secon	CS	- 9	Note method of multiplyin
2			×	-9.	negative number
1	5 3 2. 5 3 2.1		4	4	
×	5 3 2.1		= + ,	−3 6.	$-9 \times 4 = -36$ is added to M
. 6	5 3 2.1 6		MR	-7.5 4	
%		6% of E33 1 : 1: 1			
- 70	5 0 0.1 7	6% of 532.1 is displayed			
	300.17	532.1 - 6% is displayed	Square	root and recipro	ocal calculations
8. Perfo	rm change sign		Find so	uare root of 700	064:
KE		COMMENTO			
	IS DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
1	1		70064	70064	
. 2			→	70064	Either shift key could be
CS		Change sign does not			used to set up \sqrt{X} function
3		terminate entry.	2 (√X)	264.6 9 6 0 5	Square root is computed
	-1 2 3.		· · ·	- -	Either shift key could be
cs					used to set up 1/X function
5	1 2 3.5		1 (1/X)	.00377791	Reciprocal is computed
cs					
6	-1 2 3.5 6				
9. Accui	mulate in memory	, recall and clear memory	12. Use of	constant $\pi:2\pi$ r	$= 2(\pi)$ (6.8)
KEY		COMMENTS	KEYS	DISPLAY	COMMENTS
a) 3	2		<u>,</u>	•	
	3		2	2	
M+ 4	3. 4	Accumulate in memory	× .	2.	
			→		Either shift key could be
M+	4. 5	Accumulate in memory	. (~)	21415007	used to set up π
5 MR		5 "	• (π)	3.1415927	
MC		Recall memory	6.8	6.2 8 3 1 8 5 4 6.8	2π is computed
MR		Clear memory	0.8	42.73	
	· · · · · · · · · · · · · · · · · · ·			,	
b) 5	_				
0) 5	5				
+	5.		13. Use of a	conversion keys:	
+ 6	5. 6			conversion keys:	
+ 6 +	5. 6 1 1.		13. Use of a	conversion keys:	COMMENTS
+ 6 + M+	5. 6 1 1. 1 1.	Accumulate in memory	KEYS	DISPLAY	COMMENTS
+ 6 + M+ 7	5. 6 1 1. 1 1. 7	Accumulate in memory	KEYS	DISPLAY	
+ 6 + M+ 7	5. 6 1 1. 1 1. 7 1 8.		KEYS	DISPLAY	Two inches is converted
+ 6 + M+ 7 · + M+	5. 6 1 1. 1 1. 7 1 8. 1 8.	Accumulate 11 + 18 in memory	KEYS 2 in → cm	DISPLAY 2 5.08	Two inches is converted to cm
+ 6 + M+ 7 · + M+	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5.		KEYS	DISPLAY	Two inches is converted to cm Two square inches is con-
+ 6 + M+ 7 · + M+ + 3	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3	Accumulate 11 + 18 in memory	KEYS 2 in → cm in → cm	DISPLAY 2 5.08 12.9 0 3 2	Two inches is converted to cm Two square inches is converted to square cm
+ 6 + M+ 7 · + M+	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3	Accumulate 11 + 18 in memory	KEYS 2 in → cm	DISPLAY 2 5.08	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is con-
+ 6 + M+ 7 + M+ 3 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3 2 3 2.	Accumulate 11 + 18 in memory	KEYS 2 in → cm in → cm	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm
+ 6 + M+ 7 + M+ 3 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3 2 3 2. 3 2.2	Accumulate 11 + 18 in memory	KEYS 2 in → cm in → cm	DISPLAY 2 5.08 12.9 0 3 2	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode
+ 6 + M+ 7 + M+ + 3 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3 2 3 2. 3 2. 3 2.2 3 2.2	Accumulate 11 + 18 in memory Repeat add	XEYS 2 in → cm in → cm in → cm	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm
+ 6 + M+ 7 + M+ 3 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3.2 3 2. 3 2.2 3 2.2 -3 2.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm in \rightarrow cm	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode
+ 6 + M+ 7 + M+ + 3 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3 2 3 2. 3 2.2 -3 2.2 -3 2.2 9	Accumulate 11 + 18 in memory Repeat add	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm \leftarrow in \rightarrow cm C	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode
+ 6 + M+ 7 7 + M+ + 3 3 2 . 2 CS M+ 9	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 3 2 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm in \rightarrow cm	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set
+ 6 + M+ 7 + M+ 3 2 2 CS M+ 9	5. 6 11. 11. 7 18. 18. 25. 3 2. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm \leftarrow in \rightarrow cm C	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set
+ 66 + + + M+ 7 + + 3 2 - 2 CS M+ 9 + + MR	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 -9 3 4. -3.2 3 0.8	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm \leftarrow in \rightarrow cm C	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion
+ 66 + + + M+ 7 + + 3 2 - CS M+ 9 + + MR + +	5. 6 1 1. 1 1. 7 1 8. 2 5. 3 3 2 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2 3 0.8 -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M	KEYS 2 in \rightarrow cm in \rightarrow cm in \rightarrow cm \leftarrow in \rightarrow cm C	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set
+ 6 + + M+ 7 + + + 3 2 CS M+ 9 + + MR	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 -9 3 4. -3.2 3 0.8	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled	XEYS 2 in → cm in → cm in → cm ← in → cm C 5 →	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion
+ 6 + M+ 7 + M+ 3 2 2 CS M+ 9 + MR MC	5. 6 11. 11. 7 18. 18. 25. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2 3 0.8 -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled	XEYS 2 in → cm in → cm in → cm ← in → cm C 5 →	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters
+ 6 + M+ 7 7 + + M+ 4 3 2 2 CS M+ 9 9 + MR + MC MC 0. Accur	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2 3 0.8 -3.2 -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	XEYS 2 in → cm in → cm in → cm ← in → cm C 5 →	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid
+ 6 + M+ 7 7 + + M+ + 3 3 2 2 CS M+ 9 9 + MR + MC MC Accur	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2 3 0.8 -3.2 -3.2 -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled	XEYS 2 in → cm in → cm in → cm ← in → cm C 5 →	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction
+ 6 6 + M+ 7 7 + + M+ 3 2 2 CS SM+ 9 + + MR MR MC	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2. 3 2.2 -3 2 -3 2 -3 2 -3 2 -3 2 -3 2 -3 2 -3 2 -3 2 -3 2 -	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	2 in → cm in → cm in → cm C 5 → 7 (gal → liters) → ←	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid
+ 6 6 + M+ 7 7 + + M+ + 3 3 2 - 2 CS M+ MR MC O. Accur	5. 6 11. 11. 7 18. 18. 25. 3 3 32. 32.2 -32.2 -32.2 9 3 43.2 30.8 -3.2 -3.2 cmulate in memory 5. DISPLAY 0. 0. 0.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	KEYS 2 in \rightarrow cm in \rightarrow cm \leftarrow in \rightarrow cm C 5 \rightarrow 7 (gal \rightarrow liters) \leftarrow 8 (qts \rightarrow liters)	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed
+ 6 + M+ 7 + M+ + 3 2 2 CS M+ 9 + MR + MC CO. Accur	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 4. -3.2 3 0.8 -3.2 -3.2 -3.2 -3.2 -3.2 -3.2 -3.2 -3.2 -3.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	2 in → cm in → cm in → cm c in → cm c C 5 → 7 (gal → liters) → ← 8 (qts → liters) 12.5	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction
+ 6 6 + M+ 7 7 + + M+ 4 3 2 2 CS M+ 9 9 + + MR MC O. Accur	5. 6 11. 11. 7 18. 18. 25. 3 3 2 3 2.2 -3 2.2 -3 2.2 -3 2.2 9 3 43.2 30.8 -3.2 -3.2 30.8 -3.2 -3.2 50.8 -3.5 5.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	2 in → cm in → cm in → cm C 5 → 7 (gal → liters) → ← 8 (qts → liters) L2.5 KS	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K
+ 6 6 + M+ 7 7 + + M+ + 3 3 2 2 CS M+ 9 9 + MR MC O. Accur CO. Accur KEYS MC C 5 x 3	5. 6 11. 11. 7 18. 18. 25. 3 3 32. 32.2 -32.2 -32.2 -32.2 -32.2 -32.2 -30.8 -3.2 -3.2 mulate in memory 5. DISPLAY 0. 0. 0. 5 5. 3	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	XEYS 2 in → cm in → cm in → cm ← in → cm ← 7 (gal → liters) → 8 (qts → liters) 12.5 KS 2	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed
+ 6 + M+ 7 + M+ + 3 2 2 CS M+ 9 + MR MC CC S MC CC 5 x 3 = +	5. 6 1 1. 1. 7 1 8. 1 8. 2 5. 3 2 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 43.2 3 0.8 -3.2 -3.2 mulate in memory 0. 0. 5 5. 3 1 5.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key	XEYS 2 in → cm in → cm in → cm ← in → cm ← 7 (gal → liters) → 8 (qts → liters) 12.5 KS 2	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K
+ 6 6 + M+ 7 7 + + M+ + 3 3 2 2 CS M+ 9 9 + MR MC O. Accur	5. 6 11. 11. 7 18. 18. 25. 3 3 2 3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 9 3 43.2 3 0.8 -3.2 -3.2 30.8 -3.2 -3.2 smulate in memory 0. 0. 5 5. 3 1 15. 4	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	2 in → cm in → cm in → cm in → cm C 5 → 7 (gal → liters) ← 8 (qts → liters) 12.5 KS 2 → KS ←	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K conversion
+ 6 6 + M+ 7 7 + + M+ + 3 3 2 2 CS M+ 9 9 + MR MC C 5 X 3 = + 4 4	5. 6 11. 11. 7 18. 18. 25. 3 3 32. 32.2 -32.2 -32.2 -32.2 -32.2 -32.2 -32.2 -32.5 30.8 -3.2 -3.2 mulate in memory 5. DISPLAY 0. 0. 5. 5. 3. 15. 4. 4.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	2 in → cm in → cm in → cm c	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K conversion
+ 6 6 + M+ 7 7 + + H + 3 3 2 2 CS M+ 9 + MR MC CC S MC CC 5 x 3 = + 4 4 2 2	5. 6 1 1. 1 1. 7 1 8. 1 8. 2 5. 3 2. 3 2. 3 2.2 -3 2.2 -3 2.2 9 3 43.2 3 0.8 -3.2 -3.2 mulate in memory 5. DISPLAY 0. 0. 5 5. 3 1 5. 4 4. 4.2	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	2	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6 20. 12.5 12.5 2 2. 25.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K conversion Multiply by K Divide by K
+ 66 + M+ 77 + M+ + 3	5. 6 11. 11. 7 18. 18. 25. 3 3 2 3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 9 3 43.2 3 0.8 -3.2 -3.2 30.8 -5.5 5.5 3 1 15. 4 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	2 in → cm in → cm in → cm c	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6 20. 12.5 12.5 2 2. 25.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K conversion Multiply by K
+ 66 + M+ 77 + + M+ + 3 3 2 2 CS M+ 9 9 + MR MC CO. Accur KEYS MC C 5 5 x 3 = + 4 4 2 2 x 3 3	5. 6 11. 11. 7 18. 18. 25. 3 3 22 32. 32.2 -32.2 -32.2 -32.2 -32.2 -32.2 -32.5 30.8 -3.2 -3.2 mulate in memory 5. DISPLAY 0. 0. 5. 5. 3. 15. 4 4. 4.2 4.2 3.	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS 5 x 3 = 15 is added to M	2	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6 20. 12.5 12.5 2 2. 25.	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters → qts computed Entry is stored in K Forward shift sets up K conversion Multiply by K Divide by K 77° F is entered
+ 66 + M+ 77 + M+ + 3	5. 6 11. 11. 7 18. 18. 25. 3 3 2 3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 -3 2.2 9 3 43.2 3 0.8 -3.2 -3.2 30.8 -5.5 5.5 3 1 15. 4 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4	Accumulate 11 + 18 in memory Repeat add (11 + 18) - 32.2 is accumulated in memory Accumulated value of M is recalled Accumulated value of M is recalled with the "= +" key COMMENTS	2	DISPLAY 2 5.08 12.9 0 3 2 32.7 7 4 1 2 8 12.9 0 3 2 0. 5 5. 18.9 2 6 6 6 20. 12.5 12.5 2 2. 25. 2. 0. 77	Two inches is converted to cm Two square inches is converted to square cm Two cubic inches is converted to cubic cm Reverse conversion mode is set Data entry is terminated and forward conversion mode is set Five gal. is converted to liters Last shift key is valid direction Liters - qts computed Entry is stored in K Forward shift sets up K conversion Multiply by K Divide by K



keyboard outline





The MM5765 provides a convenient and inexpensive means of adding "learn mode" programmability to many National Semiconductor calculator chips. It interfaces directly by simply adding a single static switch, four dynamic keys and a mean of displaying an alarm condition. The monolithic MOS integrated circuit combines P-channel enhancement and depletion mode technologies to obtain low voltage and low power characteristics necessary for economical battery-powered products.

The MM5765 is a dynamic key sequence programmer that memorizes any combination of key entries while in the Load Mode, then automatically plays back the programmed sequence as often as desired in the Run Mode. Up to 102 characters can be stored in multiprogram sequence blocks. Each block, or program, can be executed individually or the operator can make the decision to branch to specific programs, run each in series or perform intermediate calculations from the keyboard. When programming in the Load Mode, the Delete key provides a convenient editing feature and the Halt key programs variable data entry points where control is temporarily returned to the operator in the Run Mode. Start and Skip keys control operation in both modes.

Synchronization with the calculator chip is accomplished by monitoring its Digit Output and Ready signals. The digit signals give timing information while the Ready indicates status of the calculator and synchronizes the key entry interface between it and the MM5765.

Up to four switch inputs (K1, K2, K3 and K4) and up to twelve digit lines are connected in parallel with the calculator switch and digit terminals that scan the keyboard. Keys stored in the MM5765 that are entered by selecting K1 through K4 are encoded simply as matrix positions, i.e., a particular switch input at a specific digit time. Therefore it is the key matrix address that is stored and not the key function. (Con't on page 4)

features

- Many NSC calculator chips can be provided with programming capability with the addition of only one static switch and four dynamic keys.
- Any key sequence, including constants and date entry points, may be stored automatically in the Load Mode and executed in the Run Mode.
- 102 step storage capacity of up to 47 different keys arranged in a 12 x 4 matrix.
- Multiprogram capability
- Provision for editing in Load Mode using the Delete
- Convenient verification of programs using a Step Mode feature
- Alarm for full storage condition-or if a deletion of the first step in a program is attempted
- Power-on clear
- Direct 9V battery compatibility

block and connection diagrams 612-BIT STORAGE REGISTER





FIGURE 1

Dual-In-Line Package



absolute maximum ratings

Voltage at Any Pin Relative to $V_{SS} - V_{SS} + 0.3 V$ to $V_{SS} - 12 V$

(All other pins connected to V_{SS}) Ambient Operating Temperature

0°C to +70°C -55°C to +150°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

300°C

operating voltage range

 V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V

(V_{SS} is always the most positive supply)

dc electrical characteristics

dc electrical characte	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V$ $T_A = 25^{\circ}C$		8.0		mA
Keyboard Scan Input Levels (K1, K2, K3, K4, K5) Logical High Level (V _{1H}) Logical Low Level (V _{1L})	$V_{DD} = V_{SS} - 6.5V$ $V_{DD} = V_{SS} - 9.5V$	V _{ss} -2.5		V _{ss} -5.0 V _{ss} -6.0	V V V
Digit Input Levels (D2 through D12) Logical High Level (V _{IH}) Logical Low Level (V _{IL})	$V_{DD} = V_{SS} - 6.5V$ $V_{DD} = V_{SS} - 9.5V$	V _{ss} -2.5		V _{ss} -5.0 V _{ss} -6.0	. V V
Other Inputs (Ready, Run and Test) Logical High Level (V _{IH}) Logical Low Level (V _{IL})	V _{DD} = V _{SS} -6.5V V _{DD} = V _{SS} -9.5V	V _{SS} −2 5		V _{SS} -5.0 V _{SS} -6.0	V V V
Switch Buffer Output Levels (K1, K2, K3, K4) Logical High Level (V _{OH}) Logical Low Level (V _{OL})	V _{DD} = V _{SS} -6.5V V _{DD} = V _{SS} -9.5V	V _{SS} -1.5		V _{ss} V _{ss} -6.0 V _{ss} -7.0	V V V
Alarm Output Current Source Current	$V_{OUT} = V_{SS}$ -4.5V, $V_{DD} = V_{SS}$ -6.5V $V_{OUT} = V_{SS}$ -5.2V, $V_{DD} = V_{SS}$ -7.25V $V_{OUT} = V_{SS}$ -7.8V, $V_{DD} = V_{SS}$ -9.5V	-5.0	-8.0	-20.0	mA mA mA

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Digit Input Time (Figure 3)		70			μs
Nord Time (Figure 3)		0.64			ms
Switch Input Time (Figure 3)		0.70			μs
Switch Output Time (Figure 4)		70			μs
Switch Propagation Delay Output			15	26	μs
Figure 4)	0 - 100 pF		2	- 1	μs
Switch Output Transition Time Figure 4)	C _{LOAD} = 100 pF			,	
Switch Input K5 Key Bounce-out		4.5		17.0	ms
The time a keyboard input must be continuously higher than the mini-					
num Logical High Level to be accepted as a key closure, or lower than					
the maximum Logical Low Level to					
be accepted as a key release, i.e., 6 or 7 cycles of D2.)			40		ms
Key Closure Rate			40		
(Time between consecutive key outputs in Run Mode.)					
Key Acceptance Rate	·			47	ms
(Time between consecutive key inputs in Load Mode.)					




FIGURE 2. MM5765 Programmer Connected in Low-Cost Battery Operated Calculator System




FIGURE 3. Input Timing




FIGURE 4. Programmer Output Timing

TABLE I. Action of Dynamic Control Keys as a Function of The LOAD/RUN Mode

KEY	LOAD	RUN
START	Clears and initializes program storage area.	Starts program when stopped in HALT mode. Starts first program.
SKIP	Terminates current program and initializes a new one.	Skip remainder of current program and begins execution of next one.
HALT	Programs an operator data entry or check point in <i>RUN MODE</i> .	
DELETE	Erases the last key entered. (Acts as a backspace key.)	

general description (con't)

Forty-seven different addresses can be stored using a 12x4 keyboard matrix. (The illegal address is Digit 1 and K4.) Switch Input K5 is used to enter programming control signals only and is not connected to the calculator in any way. The K5 input has key debounce protection identical to the calculator chip, which debounces K1 through K4. The MM5765 does not accept a K1, K2, K3 or K4 input until the Ready signal from the calculator goes from an idle, or high state, to a low state—indicating the key has been debounced by the calculator.

The program chip is dynamic, which means power must not be interrupted if a program is to remain stored. When power is applied an internal circuit automatically clears the MM5765, inhibiting false entries to the calculator and conditioning the system for entry of a new program.

Actual storage of the sequential key information is in a 612-bit shift register (see Figure 1). Each input character is encoded into a six-bit word and placed in the I/O register. If a Ready input confirms the character has been accepted by the calculator as a valid key entry, or the internal key debounce circuit in the case of Switch Input K5, the new key information is transferred by the commutator to the storage register. It is always placed in sequence at the end of the existing program, and an internal pointer is advanced six bits. The control word detector keeps track of the pointer and special codes required for control and alarm situations. In the Run Mode, characters are sequentially transferred into the I/O register, decoded on command of the Ready signal and entered into the calculator via the appropriate Switch Input Line.

When the MM5765 is used with calculators with long execution times, it may be useful to use a buffered Ready signal to drive a "Busy" indicator. This would give the user a visual feedback of status during Run operations.

PROGRAMMER CONTROL FUNCTIONS

"Load/Run" Mode Control

This control requires a single-pole, single throw static switch. It prepares the MM5765 for either accepting a key sequence or playing it back. Its position controls the function of the dynamic keys as shown in Table I.

Additional steps or programs can be appended to a stored key sequence even after execution simply by

switching back to the Load Mode and entering the new steps. The storage register pointer always returns to the end of the previously entered key sequence when the mode is changed from Run to Load, and to the beginning of the first program when changed from Load to Run.

"Start" Key (Refer to Table II for keyboard connections)

The function of this dynamic key depends upon the position of the Load/Run Mode Control Switch:

- With the Mode Switch in the Load position, Start clears the entire program storage register of all programs and initializes the device for accepting a new set of programs by setting the pointer at the first storage location.
- With the Mode Switch in the Run position, Start begins execution of the first program, or if pausing in the Halt Mode, continues the program. This key is not seen by the calculator and therefore has no affect on the calculations in progress.

The Start key is timed out by the key bounce-out stability timer of the MM5765 on both key entry and release.

TABLE II. Control Signal Input, K5, Keyboard Matrix

CONTROL KEY FUNCTION	DIGIT TO K5 CONNECTION
START	D5 to K5
SKIP	D6 to K5
DELETE	D7 to K5
HALT	D8 to K5

"Skip" Key

This is the other dynamic key whose function depends on the position of the Load/Run Switch:

 In the Load Mode, this key terminates the current program and marks the beginning of a new program. Repetitious depressions will be ignored. The Delete key will erase this key from the storage register, but the Alarm will be set indicating to the user that a complete program has been deleted. A new Skip will reinitiate the deleted program; otherwise, subsequent deletions or additions will be to the previous program.

 In the Run Mode, if the MM5765 is at a Halt, the Skip key will cause the remaining steps of the current program to be skipped. Execution automatically begins again at the start of the next program and continues to the first programmed Halt; in the absence of a Halt, execution will continue to the end of the program.

Depression of this key is not seen by the calculator and does not affect its status. The Skip key is timed out by the key bounce-out stability timer of the MM5765 on both key entry and key release.

"Halt" Key

The Halt key is a dynamic key that has a function only in the Load Mode. It is ignored in the Run Mode.

The Halt key is used to program a data entry pause in the playback of a key sequence. When a Halt occurs in the program sequence during operation in the Run Mode, the MM5765 ignores all key entries except Start or Skip. The calculator chip accepts all nonprogrammer keys in the normal manner so that constants or variables can be entered, or intermediate calculations can be performed. The operator may use the Halt as a decision making point where he has the option to continue the program in a number of ways based on an intermediate result; e.g., skip to another program, restart the present program, or even go to a co-routine in a second MM5765 program chip.

If the user switches to the Load Mode during a Halt, execution of the current program will be terminated and the MM5765 will be ready to store additional keys at the end of the last program. If the mode is then returned to Run, Start will begin execution at the beginning of the first program.

The Halt key is debounced by the MM5765.

"Delete" Key

The Delete is another dynamic control key that functions only in the Load Mode and is ignored in the Run Mode.

It provides a method of editing by erasing the end step of the program. It is essentially a "backspace" key. Multiple Deletes can be used to remove several steps or even complete programs, but the Alarm will be set if a Skip code is deleted or an attempt is made to delete the Start code (beginning of first program).

The Delete key is debounced by the MM5765.

Switch Input K5 Keyboard Bounce Protection

The MM5765 programmer chip is designed to interface with most low-cost keyboards and has characteristics identical to the standard NSC calculator keyboard bounce protection circuits.

A control key closure is sensed when Switch Input K5 is forced more positive than the Logical High Level specified in the Electrical Specifications. At the instant of closure, an internal "Key Bounce-out and Stability Time" counter is started. Any significant voltage perturbation occurring on the K5 input during timeout will reset the timer. Hence, a key is not accepted as valid until noise or ringing has died out and the stability time counter has timed-out. Noise that persists will inhibit key entry indefinitely. Release is timed in the same manner. The actual control operation is performed by the MM5765 after the release is validated, to differentiate the action from a calculator key.

ALARM CONDITIONS

An alarm condition will be indicated by the MM5765 program chip as a Logical High Level output on pin 7. An alarm condition can exist due to three circumstances:

- All 102 storage locations in the storage register are full. The Alarm is reset by entering a Delete key or if the mode is changed to Run and any key is pressed. When the storage register is full, subsequent data keys are ignored; the existing program is not disturbed.
- An attempt is made to delete a Start key code in the storage register during editing of a program.
 The alarm is set and the Delete key is ignored. Any of the calculator keys, the Skip or Halt keys or moving the Mode Switch to Run and pressing any key will reset the Alarm.
- 3. A Skip key code is deleted from the storage register while editing. The alarm is set and the Skip is deleted. Any calculator or programmer key, or switching to the Run Mode and pressing a key will reset the alarm condition. If a Skip key is not re-entered, new key entries will be appended to the previous program, and the original program being edited will no longer exist.

TABLE III. Ready Signal Description

CALCULATOR FUNCTION	READY SIGNAL
Idle	Ready is quiescently at a Logical High Level (\sim V _{SS}).
Key entry and functional operation	When a key is depressed, the calculator bounce-out stability timer is initiated. Ready remains high until the bounce-out time is completed and the key is entered, at which time it changes to a Logical Low Level $\{\sim V_{DD}\}$.
Key release and return to idle	Ready remains low until key release is debounced and the calculator returns to the idle state. The low to high transition signals the return to idle.

TABLE IV. Mode and Alarm Truth Table

PIN	MODE	LEVEL
	RUN	LOW
Load/Run Input	LOAD	HIGH
130	ACTIVE	HIGH
Alarm Output	INACTIVE	LOW

TYPICAL OPERATION

Loading a New Program

At power-on, the MM5765 automatically clears and initializes the storage register. All that is necessary to start programming is to switch to the Load Mode. If unwanted programs already exist in the storage register from previous operations, switching to the Load Mode and depressing Start will clear the memory and initialize a new program.

Programming is accomplished by simply keying the calculator in the normal manner. The MM5765 memorizes each key in the sequence entered. It is usually convenient to have the calculator displaying as the program is entered to catch entry errors and keep track of progress. However, it is necessary to consciously consider the anticipated results when programming to ensure a meaningful display at each step. For example, wherever variables are to be entered in the program, the Halt key is used rather than any numeric value. Because the calculator chip does not see a Halt, the display will no longer be correct as the remainder of the sequence is loaded. One convenient way around the problem is to depress and hold the Halt key down while a dummy variable is entered into the calculator. The depressed Halt key will lock-out the MM5765 without affecting the calculator. An alternate approach would be to enter the Halt and the dummy variable, followed by the proper number of Delete keys required to erase the dummy variable from the storage register. Either approach results in a valid calculator display and stored program during programming.

Because the primary reason for using a key sequence programmer is to allow convenient recall of often used routines or in optimizing a particular solution by iterating a function many times with a variety of input variables-in other words, many iterations of a common sequence-it is always worth the time to spend a few minutes planning the best way of entering the program. Learning what the calculator should be displaying at each step of the programming can be done conveniently by keying the program while in the Run Mode, using the proper dummy variables, and jotting down intermediate results. In this manner potential calculator overflow conditions are caught, and subsequent Load Mode entry errors can be easily detected. When an entry error is made while programming in the Load Mode, use the Delete key to erase as many steps as necessary, switch back to the Run Mode and depress Start to correct the calculator display and return to the Load Mode to finish. If the program does not approach the 102 key capacity of the MM5765, you may wish to simply use the calculator functions (such as Clear Entry) to correct the error situation even though they will be included in the stored program.

When the program is correctly loaded move the Mode Switch to Run. The program is now ready to be executed. Additions can be made to the program (even after execution in the Run Mode) by returning to Load. New key entries will be automatically appended to the end of the existing stored sequence. By executing the program before returning to Load, the calculator display will have a valid display and be in the correct state for properly displaying the new key additions. In this manner long programs may be constructed by connecting together a series of short sequences which are debugged as you go (reducing the possibility of error and minimizing confusion).

Running a Program

Use of a stored program requires only that the calculator be preconditioned, if necessary, and the Start key depressed while in the Run Mode. The program will continue to the end, or until a Halt is encountered in the key sequence.

Halts act as a pause during execution to permit entry of variable data, manual calculation of data, or checking of intermediate values. They are also available as user decision points for jumping to subsequent programs and can provide the capability for multiprogram labeling. When a Halt is encountered during execution, the MM5765 stops making key closures and returns control to the keyboard.

Upon reaching the end of a program, the internal pointer will return to the beginning and wait for another Start key.


As discussed above, programming certain sequences can result in errors in the calculator chip either during loading or during execution. If an error occurs as the program is loaded, the MM5765 will continue to store key depressions as they are made—independent of the calculator. Such a situation exists if a calculation results in overflow during execution of a stored program. The MM5765 continues to step through the sequence completely independent of calculator status as long as the Ready signal responds properly.

Multiple Programs

Use of the Skip key in the Load Mode codes that location as the beginning of a new program, just as the Start key is used to initialize the first program. All other aspects of loading the program are the same.

When a program stops at a Halt during execution, the user has the option of pressing the Skip key to jump to the next program or the Start key if he wishes to continue the original sequence. When control passes to the next program, execution begins and proceeds to the end of that program or until a Halt is encountered.

This property of automatically executing a program down to the first Halt provides a convenient method of labeling multiprograms. For example, entering a program with the sequence:



has stored two program sequences. In the Run Mode, pressing Start will display a "1", a second Start will execute Program 1 (or to the first internal Halt) eventually stopping at the last Halt and displaying a program result. The operator now has the opportunity to make a decision. He may rerun Program 1 by using the Start key, or continue to Program 2 by depressing the Skip key.

If he chooses Skip, a "2" will be displayed indicating that Program 2 has been addressed (as programmed by the Skip-2-Halt sequence at the beginning of Program 2 in the Load Mode). Start will then execute Program 2 down to its first Halt. The Program 2 result can be displayed by inserting another Halt at the end of that sequence. If a third program has been stored in the MM5765, depressing Skip will move the internal pointer to the beginning of that program and execute it to the first Halt. Assuming a Skip-3-Halt sequence was used at the front of the program, a "3" would be displayed by the calculator. If the operator had wished to rerun Program 1, instead of advancing to Program 3, he would have used Start (internal pointer is initialized). Start (displays shows "1") and Start (program is executed). For a rerun of Program 2 from the last Halt of Program 2, he would push Start (internal pointer is initialized) and Skip (pointer locates the top of Program 2, executes to first Halt and calculator displays "2").

Adding a Step Mode Feature

By returning the Ready input of the MM5765 to V_{SS} when the Mode Switch is in the Run Mode position, and depressing any of the control keys (Start, Skip, Halt or Delete) the program stored in the MM5765 may be executed and advanced one step at a time. This provides a convenient method of debugging programs.

Figure 5 shows the wiring of a 2-pole, 3-position switch used as the Mode Switch of a Programmer/Calculator system with the Step Mode as an added feature. Switching from the Load Mode to the Step Mode conditions




FIGURE 5. Switch Wiring for Adding Step Mode

the programmer to step through the stored program starting from the first entry of the first program. Start must be used to initiate the sequence, then any of the control keys can be used. Each depression of Start, Skip, Halt or Delete will advance the program being executed by the calculator one step. When a Halt is encountered in the program while in the Step Mode, the MM5765 ignores all key entries except Start or Skip just as described in Table I. If the Mode Switch is moved to Step from a Halt point in the Run Mode, the program may be stepped from that point on by using Start or Skip followed by depressions of any of the control keys. Switching to Run from any intermediate point of a Run operation from that point. From a Halt, a Start or Skip Key must be pressed after switching to the Run Mode.

PROGRAMMING EXAMPLES

These examples assume use of the MM5738 calculator, which is an 8-digit, floating point, algebraic notation, single memory chip with constant operation. Please review the MM5738 data sheet for explanation of keyboard notation and function capability.

Example 1

A problem often encountered in communications design is the solution of

$$X = Y \left[\frac{\sin \theta}{\theta} \right]$$

With a programmer and even a simple calculator like the MM5738, this problem can be repetitively solved easily without tables. First, program the sequence for approximating $\sin\theta$ using

$$\mbox{Sin} \ \theta \cong \theta - \frac{\theta^3}{3!} + \frac{\theta^5}{5!} \ , \ \ \mbox{where} \ \theta \ \mbox{is expressed in radians}.$$

$$= \frac{120\theta - 20\theta^3 + \theta^5}{120}, \text{ where 5!} = 120$$

$$=\frac{[(\theta^2-20)\ \theta^2+120]\ \theta}{120}$$

KEY	DISPLAY	RUN/LOAD	COMMENTS
C		Load	
C	0	Load	Clear calculator
2	2	Load	Dummy variable "2" for θ is entered.
Start	2	Load	MM5765 is initialized.
MS	2	Load	WINISTOS IS HITHANIZEG.
X	2	Load	
	4	Load	θ^2 is formed
	4	Load	v is tornied
	20	Load	
20	-16	Load	
X		Load	
MR	2	Load	
X	-32		
MR	2	Load	402 001 02 : 7
+	-64	Load	$(\theta^2 - 20) \theta^2$ is formed.
122	122	Load	122 is an entry error
С	-64	Load	After entering "C", operator can simply
Delete	-64	Load	continue by entering 120, or can correct
Delete	-64	Load	program sequence by deleting last four
Delete	-64	Load	keys. Result is the same, except the secon
Delete	-64	Load	alternative would use less program storage
120	120	Load	
X	56	Load	
MR	2	Load	
÷	112	Load	
120	120	Load	
=	0.9 3 3 3 3 3 3	Load	Sin θ for θ = 2 radians is displayed
neck program by exec	, , , , , π π		
neck program by exec	uting with $\theta = \frac{1}{4}$, $\frac{1}{3}$		
3.14	3.14	Run	Enter approximation of π
	3.14		Enter approximation of #
÷	3.14	Run	
4 . ,		Run	$\theta = \pi$ in radians
= .	0.7 8 5	Run	$\theta = \frac{\pi}{4}$, in radians
Const	0.7068613		\sim Sin $\frac{\pi}{}$ displayed
Start	3.14	Run	4
3.14	3.14	Run	
÷		Run	
3	3	Run	$\theta = \frac{\pi}{2}$ in radians
=	1.0 4 6 6 6 6 6	Run	$\theta = \frac{\pi}{3}$, in radians
	0.8660287	Run	\sim Sin $\frac{\pi}{3}$ displayed
Start	0.000007		

Now we would like to add to the same program the rest of the expression:

$$Y = \frac{\sin \theta}{\theta}$$

KEY	DISPLAY	RUN/LOAD	COMMENTS
NE I	DISPLAT	NOW/LOAD	COMMENTS
1	1	Run	"1" is dummy variable for $\sin heta$
Halt	1	Load	"Halt" is tagged onto end of existing program to allow readout of $\sin \theta$ during execution
÷	1	Load	adming production
MR	1.0 4 6 6 6 6 6	Load	
X	0.9 5 5 4 1 4	Load	
Halt	0.9 5 5 4 1 4	Load	Allows for Y entry
1	1	Load	Dummy variable for Y
Delete	1	Load	Dummy variable is removed from program
=	0.9 5 5 4 1 4	Load	by Delete, or Halt could have been held down while 1 is entered, in which case Delete would not be required.

Example 1 (Con't)

Problems can now be solved using the program.

Evaluate:
$$0.54 \frac{\sin(0.72)}{0.72}$$

KEY	DISPLAY	RUN/LOAD	COMMENTS
0.72	0.7 2	Run	Enter $\theta = 0.72$ radians
Start	0.6594044	Run	Sin (0.72) displayed
Start	0.9158394	Run	, , , , , , , , , , , , , , , , , , , ,
.54	0.5 4	Run	Enter variable Y
		Run	Sin(0.72)
Start	0.4945532	Run	$0.54 \frac{311(0.72)}{0.72}$ displayed

A sequence could easily have been included to convert degrees to radians.

PROGRAMMING

As an example of a multiprogram application, consider an automobile salesman who needs to calculate price plus sales tax, down payment and monthly payment on new cars many times a day. Again assume use of the MM5738 (although more powerful NSC calculators could obviously make the problem even easier). To simplify the example, assume the finance time is fixed at 36 months and the interest rate at 12% of the unpaid balance.

KEY	DISPLAY	RUN/LOAD	COMMENTS
С	*.	Load	
Start		Load	Clear calculator and programmer. Label
1	1	Load	Program No. 1
Halt	1	Load	riogiani ito. I
C	0	Load	Clear program label.
5	5	Load	Sales tax = 5%.
%	0.0 5	Load	Sales tax 5/0.
X	0.0 5	Load	
Halt	0.0 5	Load	
100			
	100	Run	Load dummy variable for car price. Switching
MS	100	Load	to Run is another method of entering a dummy
+	5.	Load	variable without having to Delete.
K=	1 0 5.	Load	
Halt	105	Load	Program No. 1 displays price + tax amount.
Skip	105	Load	Initialize Program No. 1
2	2	Load	
Halt	2	Load	Label Program No. 2
C	105	Load	Clear program label.
Halt	105	Load	"Halt" for down payment %.
20	20	Run	Dummy down payment %.
%	0.2 0	Load	
X	. 0.2 0	Load	
MR	100	Load	
=	20	Load	
Halt	20	Load	Program No. 2 displays required down payment
Skip	20	Load	Initialize Program No. 3.
3	3	Load	The state of the s
Halt	3	Load	Label Program No. 3.
C	20	Load	Clear program label.
	20	Load	Olean program raper.
MR	100	Load	
=	-80	Load	Program No. 3 computes monthly
MS	-80	Load	payment from equation
1.01	1.0 1	Load	payment from equation
X	1.0.1	Load	Monthly payment = [Total loop (1 :/=)09 /= =1
1.01	1.0 1	Load	Monthly payment = [Total loan (1 + i/q) ^{nq} /nq]
= .	1.0 2 0 1	Load	i = interest per year, 12% is assumed. nq = total number of months = 36
	1.0201	Luau	
			q = 12 months per year
			(1 + i/q) = 1.01

PROGRAMMING (CON'T)

KEY		DISPLAY	RUN/LOAD	COMMENTS
· · · · · · · · · · · · · · · · · · ·		1.0 4 0 6 0 4	Load	(1.01) ⁴
- =		1.0828566	Load	(1.01) ⁸
=	. 1	1.1725784	Load	(1.01) ¹⁶
Х		1.1725784	Load	
1.01		1.0 1	Load	
=		1.1843041	Load	$(1.01)^{17}$
K=		1.1961471	Load	$(1.01)^{18}$
=		1.4307678	Load	$(1.01)^{36}$
x		1.4307678	Load	
MR		8.0	Load	
÷		11446142	Load	
36		. 36	Load	
=		3.179483	Load	
Halt		3.179483	Load	Program No. 3 displays required monthly payment.

EXECUTION OF PROGRAM

Salesman has potential customer for \$4995.95 automobile. Bank requires 20% down. The customer wants to know amount of down payment and monthly payments over 3 years at 12%.

KEY	_	DISPLAY	RUN/LOAD	COMMENTS
Start			Run	Program No. 1 label.
Start		0.0 5	Run	Sales tax displayed.
4995.95		4995.95	Run	Price entered.
Start		5245.7475	Run	Price + tax displayed.
Skip	,	. 2	Run	Program No. 2 label.
Start		5245.7475	Run	
20		20	Run	Enter % down.
Start		999.19	Run	Down payment displayed.
Skip		3	Run	Program No. 3 label.
Start		15884543	Run	Monthly payment displayed.

Calculators



MM5766 calculator programmer

general description


The MM5766 provides a convenient and inexpensive means of adding "learn mode" programmability to the National Semiconductor MM5758 scientific calculator chip. The monolithic MOS integrated circuit combines P-channel enhancement and depletion mode technologies to obtain low voltage and low power characteristics necessary for economical battery-powered products.

The MM5766 is a dynamic key sequence programmer that memorizes any combination of key entries while in the Load Mode, then automatically plays back the programmed sequence as often as desired in the Run Mode. Up to 102 characters can be stored in multiprogram sequence blocks. Each block, or program, can be executed individually or the operator can make the decision to branch to specific programs, run each in series or perform intermediate calculations from the keyboard. When programming in the Load Mode, the Delete key provides a convenient editing feature and the Halt key programs variable data entry points where control is temporarily returned to the operator in the Run Mode. Start and Skip keys control operation in both modes.

Synchronization with the calculator chip is accomplished by monitoring its Digit Output and Ready signals. The digit signals give timing information while the Ready indicates status of the calculator and synchronizes the key entry interface between it and the MM5766. Up to four switch inputs (K1, K2, K3 and K4) and up to twelve digit lines are connected in parallel with the calculator switch and digit terminals that scan the keyboard. Keys stored in the MM5766 that are entered by selecting K1 through K4 are encoded simply as matrix positions, i.e., a particular switch input at a specific digit time. Therefore it is the key matrix address that is stored and not the key function. Please refer to the MM5765 data sheet for a detailed functional description.

features

- Any key sequence, including constants and data entry points, may be stored automatically in the Load Mode and executed in the Run Mode.
- 102 step storage capacity of up to 47 different keys arranged in a 12 x 4 matrix.
- Multiprogram capability
- Provision for editing in Load Mode using the Delete key
- Convenient verification of programs using a Step Mode feature
- Alarm for full storage condition—or if a deletion of the first step in a program is attempted
- Power-on clear



absolute maximum ratings Voltage at Any Pin Relative to V_{SS} $V_{SS} + 0.3V$ to $V_{SS} - 12V$ (All other pins connected to V_{SS})

Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

0°C to +70°C -55°C to +150°C 300°C $\begin{array}{c} \textbf{operating voltage range} \\ v_{ss}\text{--}6.5V \leq v_{\text{DD}} \leq v_{ss}\text{--}9.5V \end{array}$


(V_{SS} is always the sost positive supply)

dc electrical characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{DD}	Operating Supply Current	V _{DD} = V _{SS} - 9.5V, T _A = 25°C		8.0	18.0	mA
	Keyboard Scan Input Levels (K1, K2, K3, K4)				·	
VIH	Logical High Level	$V_{DD} = V_{SS} - 7.2V$	V _{SS} -2.5			V
		$V_{DD} = V_{SS} - 8.8V$	V _{SS} -4.0		, V V	V
VIL	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$.V _{DD} +1.0	V
		$V_{DD} = V_{SS} - 9.5V$		196	V _{DD} +1.5	, V
	K5 and Digit Input Levels					
	(D2 through D12)					-
VIH	Logical High Level	$V_{DD} = V_{SS} - 7.2V; I_{IH} \ge -200\mu A$	V _{SS} -2.5			, V
		$V_{DD} = V_{SS} - 8.8V; I_{1H} \ge -200\mu A$	V _{SS} -4.0			V
V _{FL}	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$		1	V _{DD} +1.0	V
		$V_{DD} = V_{SS} - 9.5V$			V _{DD} +1.5	V
	Other Inputs (Ready, Run and Test)					
VIH	Logical High Level		V _{SS} -2.5			V.
VIL	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$			V _{SS} -5.0	٧.
		$V_{DD} = V_{SS} - 9.5V$,		V _{SS} =6.0	. V
	Switch Buffer Output Levels			,		
	(K1, K2, K3, K4)					,
Voh	Logical High Level	$V_{DD} = V_{SS} - 7.2V$	V _{SS} -1.5		V _{ss}	V
		$V_{DD} = V_{SS} - 8.8V$	V _{SS} -3.0		V _{SS} .	·
Vol	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$	`		V _{SS} =6.0	. V
		$V_{DD} = V_{SS} - 9.5V$, $I_{OL} \le -1.5 \text{ mA}$		İ	V _{SS} -7.0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	Alarm Output Current		1	İ		
	Source Current	$V_{OUT} = V_{SS} - 4.5V$, $V_{DD} = V_{SS} - 6.5V$	-5.0	1	,	mA
		$V_{OUT} = V_{SS} - 5.2V$, $V_{DD} = V_{SS} - 7.25V$		-8.0		mA
	,	$V_{OUT} = V_{SS} - 7.8V, V_{DD} = V_{SS} - 9.5V$	1		-20.0	mA

~~	electrica	 h ~ r ~ ~ t ~ r	101100
A(:	electrica	 naraciei	DULG

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
,	Digit Input Time	(Figure 3)	70			μs
	Word Time	(Figure 3)	0.64			ms
	Switch Input Time	(Figure 3)	70			μs
	Switch Output Time	(Figure 4)	70			μs
	Switch Propagation Delay Output	(Figure 4)	*	15	26	μs
	Switch Output Transition Time	C _{LOAD} = 100 pF, (<i>Figure 4</i>)		2		μs
t _F	Switch Output Transition Time	SEOAD 185 P. A. S.			·	
	Switch Input K5 Key Bounce-out		4.5		17.0	ms
	Stability Time		-		1.5	
	(The time a keyboard input must be			,		
	continuously higher than the minimum					
	Logical High Level to be accepted as a					
	key closure, or lower than the maximum					
	Logical Low Level to be accepted as a	No. of the second secon				
	key release, i.e., 6 or 7 cycles of D2.)					
	Ready Timing	(Figure 3)				
t _R =t _F				. 3	5	μs
t _D			0.1			μs
SET-UP			20	- [μs
PW			400	1		μs
	Key Closure Rate			40		ms
	(Time between consecutive key outputs			1		
	in Run Mode.)					
	Key Acceptance Rate				47	ms
	(Time between consecutive key inputs					
	in Load Mode.)		1 .	1	1	






FIGURE 4. Programmer Output Timing

K1 - D3 KEY RELEASE TIMED OUT BY CALCULATOR

> K2 - D3 KEY IS ENTERED INTO CALCULATOR

K2 - D3 KEY RELEASE

K1 SWITCH I/O DUTPUT

K2 SWITCH

K1 - D3 KEY IS ENTERED INTO CALCULATOR

MM5767 slide rule calculator*

general description

The single-chip MM5767 Slide Rule Calculator was developed with the primary objective of low end-product cost. A complete calculator as shown in *Figure 1* requires only the MM5767, a 20 or 22 key keyboard, DM8864 digit driver, NSA298 LED display and a 9V battery with appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5767, as it typically sources about 8.5 mA of peak current. (Note: the typical duty cycle of each digit is 0.104; average LED segment current is therefore approximately 0.89 mA.) The left-most digit is used for the negative sign or the decimal point of a number less than unity.

An internal power-on clear circuit clears all registers, including the memory, when V_{DD} and V_{SS} are initially applied to the chip.

Trailing zero suppression allows convenient reading of the left justified display, and conserves power. The DM8864 digit driver is capable of sensing a low battery voltage and providing a signal during Digit 9 time that can be used to turn on one of the segments as an indicator.


features

- 20 or 22 key keyboard
- Full 8-digit entry and display capacity
- Complete electronic slide rule capability
 - Arithmetic functions: +, -, x, \div , \sqrt{x} , 1/x
 - Logarithmic functions: In x, log x, e^x
 - Trigonometric functions: sin x, cos x, tan x, arc sin x, arc cos x, arc tan x
 - Other functions: Y^x, π, change sign, exchange, radians to degrees, degrees to radians
- Three-register operational stack
- Independent accumulating storage register with store, recall, memory plus and memory minus functions
- Floating point input and output
- Direct 9V battery compatibility; low power dissipation
- Power-on clear
- No external components required other than display digit driver, keyboard and LED display for complete calculator
- Error indication for over range, overflow and invalid operations
- Left justified entry and results with trailing zero suppression
- Automatic display cutoff
- Reverse polish notation

*Note: For detailed information on electrical specifications and key operations please refer to the MM5760 data sheet.


connection diagram

Dual-In-Line Package



Order Number MM5767N See Package 22

keyboard outline




*Optional

Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is included. If no key closure occurs for approximately 35 seconds, all numbers are blanked and all decimal points displayed.

The keys are arranged in a three-by-nine matrix (Figure 2). In addition to seven arithmetic functions plus logarithmic, trigonometric and accumulating memory functions, the calculator is capable of calculating $\mathbf{Y}^{\mathbf{x}}$, automatically entering π and providing degrees/radian converions.

The user has access to four registers designated X, Y, Z and M. X is the display and entry register, and is the bottom of a "push-up" stack that also includes registers Y and Z:



Note: Lower case letters designate the data in the register identified by a capital letter.




FIGURE 1. Complete Calculator Schematic

ı	К1	К3	. K4
D9		TAN/6	
D8		COS ⁻¹ /7	π/F
D7	R → D/x	SIN ⁻¹ /8	D*
D6 ,	D → R/÷	TAN ⁻¹ /9	LN/0
D5	M+/+	√_/·	Log/1
D4	M-/-	EXC/EN	Y*/2
D3	CLF/CL	MS/MR	e ^x /3
D2	CA*	1/x / CS	COS/4
D1	·		SIN/5

^{*}Keys not included in 20 key version.

FIGURE 2. Keyboard Matrix

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5767 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K3 or K4 is forced more positive than the Logical High Level specified in the Electrical Specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5767 recognizes a series contact resistance up to 50 k Ω as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately 35 seconds, an internal automatic display cutoff circuit will blank all

segments and display nine decimal points. Any key depression will restore the display; to restore the display without modifying the status of the calculator, use two change sign, "CS," depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in *Figures 3 and 4*. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM5767 will display all zeros and all decimal points. In addition to normal calculator overflow situations which occur as a result of adding, subtracting, multiplying or dividing and including division by zero, the error indication is displayed for any other calculation where the result is |R| > 99999999 or $|R| \le 0.00000001$.

For error conditions the Z-register is automatically cleared and the Y- and M-registers are saved. An error condition is cleared by depressing any key except "1/X," "÷," "LOG X" or "LN X." Operation on the X register with an error displayed will be performed as if X contained azero.




FIGURE 3. Ready Timing




FIGURE 4. Functional Description of Ready Signal and Key Entry

RANGE AND ACCURACY OF FUNCTIONS

The smallest magnitude that can be displayed is ± 0.00000001 and the total range is from -99999999 to +99999999. The arithmetic functions (+, -, x, \div , 1/X,

 $\sqrt{X})$ have eight digit accuracy. All results are truncated, Table 1 summarizes range and accuracy of the other functions. Arithmetic calculations will be completed in less than 0.5 second; all others except Y× in less than 2.5 seconds and Y× in less than 5 seconds.

TABLE I. Digit Accuracy for Various Functions

FUNCTION	RANGE	APPROXIMATE ACCURACY (Note 1)
SIN, COS, TAN	\sim -90 $^{\circ}$ to \sim 90 $^{\circ}$ \sim -360 $^{\circ}$ to \sim 360 $^{\circ}$	7 Digits 6 Digits
ARC SIN and ARC COS	\sim -1 to \sim +1	6 Digits
ARC TAN	-99999999 to 99999999	6 Digits
LOG	x ≥ 0	6 Digits
e ^X	$-28 \le X \le \ell$ n 99999999	6 Digits
LN ·	$x \ge 0$	6 Digits
\sqrt{x}	$\mathbf{x} \geq \mathbf{\hat{0}}$	8 Digits
YX	Y > 0 $X \ln Y \le \ln 99999999$	5 Digits

Note 1: Six digit accuracy, as an example, would be:

n digit accuracy has the nth digit from the MSD being displayed accurate within ±1.



MM5777 calculator 6-digit, 4-function, floating decimal point

general description

The MM5777 single-chip calculator was developed using a metal gate, P-channel, enhancement and depletion mode MOS process with low end-product cost as the primary objective. A complete calculator, as shown in Figure 1, requires only a keyboard, DS8977 digit driver, 6 1/4 digit LED display, an NSA1161 and a 9V battery with appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and output 7-segment display decoding are all included on-chip and require no external discrete components. LED segments can be driven directly from the MM5777 as it typically sources 8.0 mA of peak current. [Note: The typical duty cycle of each digit is 0.143; average LED segment current is therefore approximately 0.143 (8.0 mA), or 1.14 mA. Correspondingly, the worst-case average segment current is 0.143 (4.5 mA), or 0.64 mA.] The seventh digit is used for the negative sign of a six digit number and as an error indicator. Negative results less than six digits will have the negative sign displayed one digit to the left of the most-significant-digit (MSD). The DS8977 digit driver is capable of indicating a low battery voltage condition by turning on a seventh digit segment-which does not hinder the actual calculator operation.

Leading and trailing zero suppression allows convenient reading of the right justified display and conserves power. Battery life is estimated to be 10 to 20 hours, depending on battery quality, operating schedule and the average number of digits displayed.

The Ready output signal is used to indicate when the calculator is performing an operation (Table I). It is useful in testing of the device or when the MM5777 is used as part of a larger system and is required to interface with other logic. (Another feature that is important in such applications is the ability to reduce the key debounce time from seven word times to four word times by forcing the Digit 6 output high during Digit 7 time.)

features


- 6-digit entry and display capacity for positive and negative numbers
- Four functions (+, -, x, ÷)
- Floating negative sign indicator is always displayed one digit to left of MSD
- Convenient algebraic key entry notation
- Floating point input and output
- Chain operations
- Direct 9V battery compatibility; low power
- Direct interface to LED segments
- No external components are required other than display digit driver, keyboard and LED display for complete calculator
- Overflow and divide-by-zero error indication
- Right justified entry and results, with leading and trailing zero suppression

connection diagram

Dual-In-Line Package 24 DIGIT 4 23 DIGIT 5 DIGIT 7 22 DIGIT 6 21 N/C DIGIT 2 20 19 KEY INPUT 3 (K3) 18 KEY INPUT 2 (K2) SEGMENT d SEGMENT q KEY INPUT 1 (K1) 16 SEGMENT e SEGMENT h SEGMENT f SEGMENT a 14 SEGMENT c DECIMAL PT TOP VIEW Order Number MM5777N

See Package 22

keyboard outline



:

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS}).

Lead Temperature (Soldering, 10 seconds)

Ambient Operating Temperature
Ambient Storage Temperature

 V_{SS} + 0.3V to V_{SS} - 12.0 0°C to +70°C -55°C to +150°C 300°C

operating voltage range

 $6.5 \text{V} \leq \text{V}_{\text{SS}} - \text{V}_{\text{DD}} \leq 9.5 \text{V}$

(V_{SS} always defined as most positive supply voltage.)

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V$ $T_A = 25^{\circ}C$		8.0	14.0	mA
Keyboard Scan Input Levels (K1, K2 and K3) Logical High Level (V _{IH}) Logical Low Level (V _{IL})	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V $V_{DD} = V_{SS}$ -6.5V $V_{DD} = V_{SS}$ -9.5V	V _{SS} -2.5		V _{SS} -5.0 V _{SS} -6.0	V V
Digit Output Levels (Note 1) Logical High Level (V _{OH}) Logical Low Level (V _{OL})	V_{SS} -6.5V \leq V_{DD} \leq V_{SS} -9.5V V_{DD} = V_{SS} -6.5V V_{DD} = V_{SS} -9.5V	V _{SS} -1.5		V _{ss} =6.0 V _{ss} =7.0	V V V
Segment Output Current (Sa through Sg and Decimal Point)	T _A = 25°C V _{OUT} = V _{SS} -3.8V, V _{DD} = V _{SS} -6.5V V _{OUT} = V _{SS} -5.0V, V _{DD} = V _{SS} -8.0V V _{OUT} = V _{SS} -6.5V, V _{DD} = V _{SS} -9.5V	-5.0	-8.0 -10.0	-15.0	mA mA mA
Ready Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL})	$l_{OUT} = -0.4 \text{ mA}$ $l_{OUT} = 10\mu\text{A}$	V _{SS} -1.0		V _{DD} +1.0	v

Note 1: With digit connected through key to K-line and to DS8977.

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Ford Time (Figure 2)		0.50	1.20	4.1	ms
rigit Time (Figure 2)		70	170	580	μs
nterdigit Blanking Time (Figure 2)			4		μs
igit Output Transition Times t _{RISE} and t _{FALL})	C _{LOAD} = 100 pF		2		μs
(eyboard Inputs High to Low ransition Time After (ey Release	C _{LOAD} = 100 pF		4		μς
teady Output Propagation Time Figure 3) Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF C _{LOAD} = 100 pF	60 0.06	140 0.5	480 1.5	μs ms
Key Bounce-out Stability Time The time a keyboard input must be ontinuously higher than the ninimum logical high level to be ccepted as a key closure, or con- inuously lower than the maximum ogical low level to be accepted as a tey release.)		3.40	8.20	29.0	ms
Calculation Time for 199999 ÷ 1 = 999999		53.9	128.7	451	ms




FIGURE 1. Complete Calculator Schematic

TABLE I. Ready Signal Description

CALCULATOR FUNCTION	READY SIGNAL
Idle	READY is quiescently at a Logical High Level (\sim V _{SS}).
Key Entry and Functional Operation	When a key is depressed, the bounce-out stability timer is initiated. <i>READY</i> remains high until the bounce-out time is completed and the key is entered, at which time it changes to a Logical Low Level (\sim V _{DD}).
Key Release and Return to Idle	READY remains low until key release is debounced and the calculator returns to the idle state. The low to high transition signals the return to idle. (The display may lag the READY by up to eight word times.)

KEY INPUT BOUNCE AND NOISE REJECTION

The MM5777 calculator chip is designed to interface with low cost keyboards, which are often the least desirable from a noise and false entry standpoint.

A key closure is sensed by the calculator chip when one of the Key Input Lines, K1, K2 or K3 is forced more positive than the Logical High Level specified in the Electrical Specifications. At the instant of closure, an internal "Key Bounce-out Stability Time" counter is started. Any significant voltage perturbation occurring on the switched key input during timeout will reset the timer. Hence, a key is not accepted as a valid entry until noise

or ringing has stopped and the stability time counter has timed out. Noise that persists will inhibit key entry indefinitely. Key release is timed in the same manner.

One of the popular types of low cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5777 defines a series contact resistance up to $50~\mathrm{k}\Omega$ as a valid key closure, providing an optimum interface to that type of keyboard as well as more conventional types.

ERROR CONDITIONS

In the event of an overflow, the MM5777 will indicate error in the leftmost digit and at least five of the significant digits of the answer. Division by zero results in an error indication with six trailing zeros. Once in an error condition, all keys except the clear key are ignored. When used with the NSA1161 display, segments f and g will be displayed in the seventh digit in an error condition.

KEY OPERATIONS

Clear Key

Operation after a number entry clears the entry and displays a previous result. Second depression clears all registers and displays a zero without decimal point in the LSD. Operation after a function key $(+,-,x,\div$ or =) clears all registers and displays a zero without decimal point. Two depressions are always required after power is applied.

Number Entries

First, entry clears the display register and enters the number into the least significant digit (LSD) of the display register. Second through sixth entry shifts the display register left one digit and enters the number into the LSD. The seventh, and subsequent entries, are ignored and no error condition is generated. Because only five positions are allowed to follow the decimal point, the sixth and subsequent entries after a decimal point entry are ignored.

Decimal Point

First depression of this key in a number entry will enter a decimal point in the LSD position of the display register. Subsequent depressions of the decimal point key before any function key will be ignored.

Add, Subtract, Multiply or Divide Keys

First depression after a number entry will terminate the entry, perform the previously recorded operation, if any, and record the function key depressed as the next operation to be performed after another number entry. Subsequent depressions of any function key, without an interceding number or decimal point entry will supersede the previous function as the next to be performed. After an equal key, the displayed result of the equal operation will be re-entered and the function key depressed will become the next operation to be performed after a number entry is followed by another function key (including equal).

Equal

First depression after a number entry will terminate the entry, perform the previously recorded operation and record the fact that an equal key has been depressed. Depression after the add, subtract or divide keys, without an interceding number or decimal point entry, will be ignored. After a multiply key, the number being displayed will be squared.




FIGURE 2. Display Timing Diagram




FIGURE 3. Ready Output Timing

sample problems

I. Single Calculations

5 x 3.14 = 15.7

Key	Display	Comments
С	Tv	wo clears are required after power-up.
С	0	ne oleans are required after power-up,
5	5	
x	5	
3	3	
•	3.	and a second second
1	3.1	
4	3.1 4	
=	1 5.7	

II. Chain Calculations

A. 23.37 + 243.00 - 489.16 = -222.79

Key	Display	Comments
C		
С	0	
23.37	2 3.3 7	
. +	2 3.3 7	
243	2 4 3	
x	2 6 6.3 7	Function key completes previously recorded "+" operation.
(Wrong Function Key)		operation.
_	2 6 6.3 7	Wrong "X" function key is updated to ""
489.17	489.17	
. C	266.37	
489.16	489.16	Number entry error is cleared and corrected. Note the
=	2 2 2 7 9	floating negative sign.

B. Find square root of 169 using a modified Newton approximation method. Let N represent the squared number and X₀ the initial estimate. The first approximation, X₁, is

$$\begin{array}{rcl} X_1 &=& (N/X_0 + X_0)/2 \\ \text{If} & X_0 \text{ is 15,} \\ X_1 &=& (169/15 + 15)/2 \\ X_2 &=& (169/X_1 + X_1)/2 \\ X_3 &=& (169/X_2 + X_2)/2, \text{ etc.} \end{array}$$

Key	Display	Comments
С		
č	0	
169	169	
÷	169	
15	1 5	
+	1 1.2 6 6 6	
15	15	
÷	26.2666	
2	2	
=	13.1333	Result is X ₁
169	169	
÷	169	
13.13	1 3.1 3	Four digits are conveniently remembered

sample problems (con't)

II. Chain Calculations (continued)

Key	Display	Comments
+	1 2.8 7 1 2	
13.13	1 3.1 3	
÷	2 6.0 0 1 2	
2	2	
=	1 3.0 0 0 6	Result is X_2 , which is usually adequate. If more accuracy is required, continue the iteration.
III. Auto Squaring		
A $5.25^2 = 27.5625$		
Key	Display	Comments

Key Display C C 0 5.2 5 5.2 5 5.25 2 7.5 6 2 5

Number in display register is squared.

B. 5.25⁵ = 3988.37

Key	Display	Comments
С		
Č	0	
5.25	5.2 5	
×	5.2 5	•
=	27.5625	Auto square = 5.25 ²
×	2 7.5 6 2 5	
=	7 5 9.6 9 1	Auto square = 5.25^4
×	7 5 9.6 9 1	
5.25	5.2 5	
=	3988.37	Result is 5.25 ⁵

Calculators



MM5780 educational toy calculator general description

The MM5780 single-chip, educational calculator was developed using a metal gate, P-channel, enhancement and depletion mode MOS process. It was designed with low end-product cost as the primary objective and is directed toward the educational toy market. Besides the MM5780, a complete calculator, as shown in *Figure 1*, requires only a keyboard, "Right" and "Wrong" LED display, a 9V battery and an on/off switch. Keyboard encoding and key debounce circuitry, all clock and timing generation and the capability to drive the two LEDs are all included on-chip and require *no* external discrete components.

The MM5780 educational calculator was designed to be a mathematical aid to school age children. Problems are entered into the machine in algebraic form exactly as they are written across a printed page. The student provides the answer or missing factor and when finished, depresses the Test key. "Right" and "Wrong" outputs provide an indication of the results of the test. If wrong, the student trys the problem again. If correct, he can move on to the next problem. Most problems using +, -, x and ÷ can be learned using this machine. The calculator does not have provisions for remainders in division or negative number entries. A negative result can be entered before the Test key is depressed.

The MM5780 is a low power device which operates directly from a 9V battery. Battery life is estimated to be 10 to 30 hours depending on battery quality and operating schedule.

When the battery voltage falls below an operational level, an internal circuit will disable both indicator outputs; i.e., neither indicator will be on after depression of Test


The Ready output signal is used to indicate when the calculator is performing an operation. It is useful in testing of the device or if interfacing with other logic. Another feature that is important in testing is the capability of reducing the key debounce time from seven word times to four word times by forcing the Digit 7 output high during Digit 9 time.

features

- Full 8-digit entry capacity
- Four functions (+, -, x, ÷)
- Convenient algebraic key entry notation
- Floating point input and output
- Chain operations
- Direct 9V battery compatibility; low power
- Direct interface to LED indicators
- No external components required other than keyboard and LED display for complete educational calculator
- Overflow and divide-by-zero error indication
- Low battery voltage sensing

connection diagram

Dual-In-Line Package



Order Number MM5780N See Package 22

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} . (All other pins connected to V_{SS} .) $V_{SS} + 0.3 V \text{ to } V_{SS} - 12.0$ Ambient Operating Temperature $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Ambient Storage Temperature $-55^{\circ}\text{C to } + 150^{\circ}\text{C}$ Lead Temperature (Soldering, 10 seconds) 300°C

operating voltage range (Note 1)

 $6.5 V \le V_{SS} - V_{DD} \le 9.5 V$ (V_{SS} is always defined as the most positive supply voltage.)

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$	8	8.0	14.0	mA
Keyboard Scan Input Levels (K1, K2 and K3) Logical High Level (V _{IH}) Logical Low Level (V _{IL})	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V $V_{DD} = V_{SS}$ -6.5V $V_{DD} = V_{SS}$ -9.5V	V _{SS} -2.5		V _{ss} -5.0 V _{ss} -6.0	V V V
Digit Output Levels (Note 1) Logical High Level (V _{OH}) Logical Low Level (V _{OL})	V_{SS} -6.5V $\leq V_{DD} \leq V_{SS}$ -9.5V $V_{DD} = V_{SS}$ -6.5V $V_{DD} = V_{SS}$ -9.5V	V _{SS} -1.5		V _{ss} -6.0 V _{ss} -7.0	V V V
Indicator Output Current Source Current	$T_A = 25^{\circ}C$ $V_{OUT} = V_{SS}-4.5, V_{DD} = V_{SS}-6.5V$ $V_{OUT} = V_{SS}-4.8, V_{DD} = V_{SS}-9.5V$	-10.0	-15.0 -25.0	-32.0	mA mA
Ready Output Levels Logical High Level (V _{OH}) Logical Low Level (V _{OL})	I _{OUT} = -0.4 mA I _{OUT} = 10µA	V _{SS} -1.0		V _{DD} +1.0	v v

ac electrical characteristics (Figure 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time		0.6	1.5	5.2	ms \
Digit Time		70	170	580	μς
Keyboard Input (K1, K2, K3) High to Low Transition Time After Key Release	C _{LOAD} = 100 pF		4		μς
Ready Propagation Time Low to High Level (t _{PDH}) High to Low Level (t _{PDL})	C _{LOAD} = 100 pF	60	140 0.5	480 1.5	μs ms
Key Bounce-out Stability Time (The time a keyboard input must be continuously higher than the minimum logical high level to be accepted as a key closure, or continuously lower than the max- imum logical low level to be		4.2	10.5	35.0	ms
accepted as a key release.) Calculation Time for 99999999 ÷ 1 = 99999999		90	220	765	ms

Note 1: The internal low battery voltage sensing circuit will disable both indicator outputs when VSS-VDD falls below a safe operating voltage. That voltage may be less than or greater than 6.5V depending on process variables; the MM5780 will have been tested to operate correctly for any voltage less than 9.5V at which an indicator output is enabled.




FIGURE 1. Complete Calculator




FIGURE 2. Output Timing

KEY INPUT BOUNCE AND NOISE REJECTION

The MM5780 calculator chip is designed to interface with low cost keyboards, which are often the least desirable from a noise and false entry standpoint.

A key closure is sensed by the calculator chip when one of the Key Input Lines, K1, K2 or K3 are forced more positive than the Logical High Level specified in the Electrical Specifications. At the instant of closure, an internal "Key Bounce-out Stability Time" counter is started. Any significant voltage perturbation occurring on the switched key input during timeout will reset the timer. Hence, a key is not accepted as a valid entry until noise

or ringing has stopped and the stability time counter has timed out. Noise that persists will inhibit key entry indefinitely. Key release is timed in the same manner.

One of the popular types of low cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM5780 defines a series contact resistance up to 50 $\rm k\Omega$ as a valid key closure, providing an optimum interface to that type of keyboard as well as more conventional types.

Error Conditions

In the event of an overflow or divide-by-zero the "Wrong" light will come on and remain on until a Clear key is depressed. Normally the indicator lights are activated only after depression of the TEST key.

KEY OPERATIONS

Clear Key

The Clear key clears all registers to zero and places the machine in an idle state.

Number Entries

First entry clears the entry register and enters the number into the least significant digit (LSD) of the entry register and extinguishes the indicator lights. Second through eighth entry shifts the entry register left one digit and enters the number into the LSD. The ninth and subsequent entries, are ignored and no error condition is generated. Because only seven positions are allowed to follow the decimal point, the eighth and subsequent entries after a decimal point entry are ignored.

Decimal Point

Depression results in a decimal point entry into the entry register.

Add, Subtract, Multiply or Divide Keys

First depression after a number entry will terminate the entry, perform the previously recorded operation, if any, and record the function key depressed as the next operation to be performed after another number entry.

Subsequent depressions of any function key, without an interceding number or decimal point entry will supersede the previous function as the next to be performed. If a function key is depressed after an equal key, the result of the operation will be re-entered and the function key depressed will become the next operation to be performed after a number entry is followed by another function key (including equal).

Equal

First depression after a number entry will terminate the entry, perform the previously recorded operation and record the fact that an equal key has been depressed. Depression after the add, subtract or divide keys, without an interceding number or decimal point entry, will be ignored. After a multiply key, the number in the entry register will be squared.

Resultant Entries

Results are entered as number entries after an equal key and before the Test key. Results are assumed positive and a plus key should *not* be entered prior to the resultant. Negative results must be preceded by a minus key.

Test

The Test key is used to terminate computations and to initiate a test of the student's answer versus the calculator's answer. If the answers match, the "Right" indicator is enabled, otherwise the "Wrong" indicator is enabled. If the results are incorrect the problem must be worked again from the beginning.

TABLE I. Ready Signal Description

CALCULATOR FUNCTION	READY SIGNAL
Idle	READY is quiescently at a Logical High Level (\sim V _{SS}).
Key Entry and Functional Operation	When a key is depressed, the bounce-out stability timer is initiated. **READY* remains high until the bounce-out time is completed and the key is entered, at which time it changes to a Logical Low Level (~VDD).
Key Release and Return to Idle	READY remains low until key release is debounced and the calculator returns to the idle state. The low to high transition signals the return to idle.

TABLE II. Indicator Truth Table

	CALCULATOR CONDITION		R OUTPUT
٠.			PIN 16
	Test was last key depressed with correct answer entered.	HIGH	LOW
	Test was last key depressed with incorrect answer entered or the problem has resulted in an error or overflow condition.	LÓW	нісн
	Any key other than Test was last depressed and calculator is not in an error or overflow condition.	LOW	LOW
r	Clear was last key depressed.	LOW	LOW
	The battery supply voltage has fallen below a valid operating voltage for the MM5780. Independent of keys depressed.	LOW	LOW

sample problems

I. Simple Addition: 4 + 5 = ?

Key		Display	Comments
С			
С		NONE	Clear necessary on power-up
4		NONE	, an portor up
+ ,		NONE	
5		NONE	
=		NONE	
8		NONE	Answer supplied
TEST	Α.	WRONG	Wrong answer
4 .		NONE	Indicator goes out
* *		NONE	3
5		NONE	
=		NONE	
. 9		NONE	
TEST		RIGHT	

II. Missing Factor Addition: 6 + ? = 11

Key	Display	Comments
6	NONE	Indicator goes out
. +	NONE	
5	NONE	Missing factor supplied
= 1	NONE	
11	NONE	
TEST	RIGHT	

III. Subtraction: 4-7=?

Key	Display	Comments	
4	NONE	Indicator goes out	
	NONE	george Sac	
7	NONE		
· 14 =	NONE		
- -	NONE		
3	NONE	Negative answer supplied	
TEST	RIGHT		

IV. Multiplication: $7 \times 3 = ?$

Key	Display	Comments
7	NONE	Indicator goes out
x	NONE	•
3	NONE	
=	NONE	100
21	NONE	Answer supplied
TEST	RIGHT	Jappiida

sample problems (con't)

V. Missing Factor Multiplication: $6 \times ? = 12$

Key	Display	Comments
6	NONE	Indicator goes out
x	NONE	
3	NONE	Missing factor supplied
=	NONE	
12	NONE	
TEST	WRONG	Incorrect
6	NONE	Indicator goes out
×	NONE	
2	NONE	Missing factor supplied
. I I I I I I I I I I I I I I I I I I I	NONE	•
12	NONE	
TEST	RIGHT	

VI. Division: $15 \div 3 = ?$

Key	Display	Comments
15	NONE	Indicator goes out
÷	NONE	
3	NONE	
=	NONE	
5	NONE	Answer supplied
TEST	RIGHT	

VII. Complex Chain: $(6 + 2 - 10) \times 3 = ?$

Key	Display	Comments
6	NONE	Indicator goes out
+	NONE	
2	NONE	
_	NONE	
10	NONE	•
X	NONE	
3	NONE	
=	NONE	
. -	NONE	
6	NONE	Negative answer supplied
TEST	RIGHT	-

Calculators



MM5791 seven-function, accumulating memory calculator

general description

The single-chip MM5791 calculator was developed using a metal-gate, P-channel enhancement and depletion mode MOS/LSI technology with a primary objective of low end-product cost. A complete calculator as shown in Figure 1 requires only the MM5791, a keyboard, DS8874 digit driver, NSA1198 or NSA1298 LED display and a 9V battery.

Keyboard decoding and key debounce circuitry, all clocks and timing generation, power-on clear, display turnoff and 7-segment output display decoding are included on-chip and require no external components. Segments can usually be driven directly from the MM5791, as it typically sources 8.5 mA of peak current. The left-most, or 9th digit is used to indicate memory in use or the negative sign of an eight digit number.

Leading zero supression and a floating negative sign allows convenient reading of the display and conserves power. The DS8874 digit driver is capable of sensing a low battery voltage and providing a signal during the left-most digit time that can be used to turn on one of the segments as an indicator. Typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff after approximately 25 seconds is included.


The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information during testing and when the MM5791 is used with other logic devices.

Data (D) and Shift (CP) outputs are the only two connections required between the MM5791 and the digit driver. This reduces the number of pins on both packages and the amount of interconnect on the printed circuit board. Figure 3 shows the timing relationships between the MM5791 and DS8874.

features


- Full 8-digit capacity
- 7-functions $(+, -, x, \div, x^2, \sqrt{x}, \%)$
- Convenient algebraic notation
- Fully protected accumulating memory (M+, M-)
- Automatic constant independent of memory
- Floating input/floating output
- Power-on clear*
- On-chip oscillator*
- Display turnoff after 25 seconds (typical)*
- Direct 9.0V battery compatibility*
- Low system cost
- Direct segment drive of LED display*

connection diagram



Order Number MM5791N See Package 22

keyboard outline



^{*}Requires no external components.

absolute maximum ratings

Voltage at Any Pin Relative to VSS VSS + 0.3V to VSS - 12V

(All Other Pins Connected to V_{SS})
Ambient Operating Temperature
Ambient Storage Temperature

0°C to +70°C -55°C to +150°C

Ambient Storage Temperature —55 C to +150 C
Lead Temperature (Soldering, 10 seconds) 300°C

 $6.5 \text{V} \leq \text{V}_{\text{SS}} - \text{V}_{\text{DD}} \leq 9.5 \text{V}$

operating voltage range

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (I _{DD})	V _{DD} = V _{SS} -9.5V, T _A = 25°C		8	15	mA ,
Keyboard Scan Input Levels					
(K1-K4)					
Logical High Level (VIH)	$V_{DD} = V_{SS} -6.5V$, $I_{IH} \le -300 \mu\text{A}$	V _{SS} -2.5		V _{SS}	V
	$V_{DD} = V_{SS} - 9.5V$, $I_{IH} \le -300 \mu A$	V _{SS} -4.7		V _{SS}	V
Logical Low Level (VIL)	V _{DD} = V _{SS} -6.5V	V _{DD}		V _{ss} -5.5	. V .
	V _{DD} = V _{SS} -9.5V	V _{DD}		V _{SS} -8.0	· V
Display Reset Input Levels					, v
Logical High Level	$V_{DD} = V_{SS} - 6.5V$	V _{SS} -1.5	1	., ., .	. ,
Logical Low Level	$V_{DD} = V_{SS} - 9.5V$			V _{DD} +1.5	'
Segment Output Current	$T_{\Delta} = 25^{\circ}C$		<u> </u>		
Sog	$V_{OUT} = V_{SS} - 3.6V, V_{DD} = V_{SS} - 6.5V$	-5.0			· mA
	$V_{OUT} = V_{SS} -5.0V, V_{DD} = V_{SS} -8.0V$		-10		m Á
	$V_{OUT} = V_{SS} - 6.5V, V_{DD} = V_{SS} - 9.5V$			-15	mA
Ready Output	V _{DD} = V _{SS} -6.5V		l		
Logical High Level	I _{OUT} = -250μA	V _{SS} -1.0			· V
Logical Low Level	$I_{OUT} = 25\mu A$			V _{SS} -5.0	V
		1			
D and CP Outputs	$V_{DD} = V_{SS} - 6.5V, V_{OUT} = V_{SS} - 2.0V$	-220		İ	μΑ
Logical High Level	$V_{DD} = V_{SS} = 0.5V, V_{OUT} = V_{SS} = 5.0V$	1	1	-1100	. μΑ
to the surface of	$V_{DD} = V_{SS} = 9.5V, V_{OUT} = V_{DD} + 0.8V$	100			μΑ
Logical Low Level	100 TSS 5,5-7, 001 TOD		l		

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time	(Figure 2)	0.53		3.3	ms
Digit Time	(Figure 2)	58		367	μs
nterdigit Blanking Time	(Figure 2)		4.0		μς
Segment Outputs)	•				
CP and D Transition Times					
High to Low	$V_{DD} = V_{SS} - 6.5V$		5	12	μς
Low to High	$C_{LOAD} = 50 pF$		0.75	1.5	μs
Ready Transition Times					
High to Low	V _{DD} = V _{SS} =6.5		5	20	μ_{S}
Low to High	$C_{LOAD} = 50 pF$		2.0	4.0	μs
Keyboard Scan Inputs					
High to Low	C _{LOAD} = 100 pF		4.0		μ
Low-to-High Transition Time	CLOAD 100 P				1
After Key Release					
Key Bounce-Out Stability Time		6.36		39.6	, m
(The time a keyboard scan input must be con-					ł
tinuously lower than the maximum logical low					
level to be accepted as a key closure, or higher than					
the minimum logical high level to be accepted as a	'				
key release.)					
Display Cutoff Time			25		second
(The time after the last valid key closure at which			1		1
the 7 most-significant bits will be blanked.)				1	
Worst Case Calculation Time				200	word times

FUNCTIONAL DESCRIPTION

The MM5791 is a calculator chip which contains four data registers: (1) entry, (2) accumulator, (3) working and (4) memory, each consisting of 8 digits, sign, and decimal point. The entry register is always displayed. It contains digit entries from the keyboard, and results of all functions except M+ and M—. The accumulator is used in all arithmetic functions and stores a copy of the entry register on all results. This allows another number to be entered without losing an intermediate result. Multiply and divide requires three registers to perform the function and save the divisor, or multiplier. The working register is provided to perform these functions in conjunction with the entry and accumulator registers.

The memory register is used only to store a number to be used later. It is fully protected during all operations, and is only modified by depressing a "MS," "M+," or "M—" key. Power on clears all of the registers including the memory register.

The MM5791 performs the "+," "-," "x" and "÷" functions using algebraic notation. This requires the use of a mode register and a terminate flag. The mode register directs the machine to the proper function (add, subtract, multiply or divide) with each new key entry. After the function has been performed, the key entered is used to modify the mode register.

The terminate flag is set on "=" and sometimes on "%" and "C." This signifies the end of the problem. The MM5791 allows for full floating entries and intermediate results.

If the terminate flag is set, a "+," "-," "x" or "÷" key signals the beginning of a new problem. The number being displayed is copied into the accumulator register and the mode register assumes the mode of the key entered. The terminate flag is always reset by the "+," "-," "x" and "÷" keys.




FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing




FIGURE 3. Digit Timing

OPERATION IN THE ADD AND SUBTRACT MODE

If the terminate flag is set, an "=" key will result in a constant add/subtract. The number in the accumulator will be added to (or subtracted from) the number being displayed. The result is right-justified and displayed in the entry register. Accumulator and mode registers are not altered, allowing for constant operations.

If the terminate flag is not set and a number has been entered from the keyboard, or memory register, a "+," "-," "x" or "÷" key will result in an addition or subtraction. The entry register will be added to or subtracted from the accumulator and the new running total will be displayed in the entry register and copied into the accumulator register. The mode will be altered according to which key is entered.

If the terminate flag is not set, and a number has not been entered from the keyboard, or memory, a "+," "-," "x" "÷" key will only change the mode register to the new key entry.

If the terminate flag is not set, an "=" key will add/subtract the number being displayed to/from the number in the accumulator register. The number being displayed is transferred to the accumulator, and the result of the operation is displayed in the entry register. The terminate flag is set, conditioning the calculator for constant, add/subtract operation. The number being displayed previous to the "=" key is stored in the accumulator as the constant.

Operation of the "%" key in add/subtract mode, with the terminate flag reset, will multiply the accumulator by the last entry, divide the result by 100, and display it in the entry register. The mode register remains as it was in the add or subtract mode. All of the above is required to perform the percent add on or discount problems. Depression of an "=" key after the "%" key will either tax or discount the original number as a function of the mode register and the last entry.

Operation of the "%" key in add/subtract mode, with the terminate flag set, will shift the decimal point of the number being displayed two places to the left and copy it into the accumulator register. The mode is set to multiply and the terminate flag remains set.

OPERATION IN THE MULTIPLY MODE

If the terminate flag is set, an "=" key will result in a constant multiply operation. The number being displayed is multiplied by the constant stored in the accumulator register. The result is displayed in the entry register and the accumulator and mode registers are not altered, allowing for constant operation. Repeated depressions of the "=" key can be used to raise a number to an integer power, i.e., "C," "C," "5.2," "x," "=," "=," "=," computes 5.2⁴.

The constant in multiplication, as well as in addition, subtraction and division is the last number entered. For the sequence: "C," "C," "3," "÷," "4," "x," "2," "=" the constant multiplier for future problems is 2.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the display will be multiplied by the contents of the accumulator, and the results will be displayed in the entry register. The number previously in the entry register is stored in the accumulator register and the terminate flag is set.

If the terminate flag is not set, and a number has been entered from the keyboard or memory register, a "+," "-," "%" or "÷" key will result in a multiplication. The number being displayed will be multiplied by the number residing in the accumulator register. The result will be copied into the accumulator and displayed in the entry register. The mode register is up-dated as a function of the key depressed.

Operation of the "%" key while in multiply mode looks exactly the same as an "=" key except the decimal point of the display is shifted two positions to the left before the multiplication takes place.

OPERATION IN THE DIVIDE MODE

If the terminate flag is set, an "=" key will result in constant divide operation. The number being displayed is divided by the constant stored in the accumulator register. The accumulator and mode registers are not altered allowing for constant operations. Repeated depressions of the "=" key will result in repeated divisions by the constant. Thus, it is possible to raise a number to a negative integer power using the sequence: "C," "C," "1," "÷," "No.," "=," "=," etc.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the accumulator register will be divided by the number being displayed. The result is transferred to the entry register and displayed. The terminate flag is set and the divisor is stored in the accumulator register.

If the terminate flag is not set, a "+," "-," "x" or "÷" key will result in a division. The number in the accumulator register will be divided by the number being displayed. The results are displayed in the entry register, and a copy of the result is stored in the accumulator. The mode register is modified to reflect the latest key entry.

Operation of the "%" key while in divide mode looks exactly the same as the "=" key except the decimal point of the display is shifted two positions to the left before division takes place.

ERROR CONDITIONS

If any of the operations mentioned above generates a number larger than 9999 9999, an error will occur. An error is indicated by displaying the eight most significant digits and sign with all nine decimal points. The first depression of the "C" key will clear the error condition, and all registers except the memory register.

It is not possible to generate an error during number entry. The ninth and subsequent digits entered are ignored.

DISPLAY TURNOFF AND LEADING ZERO SUPPRESSION

In order to conserve battery power, the MM5791 blanks leading zeros and turns off all but the least significant digit, decimal point and sign after 25 seconds (typical) of no activity. Once the display turns off, any key depression will turn it back on and perform the function indicated. Two depressions of the "CS" key will turn on the display with no change to the machine. If Reset Display is hard-wired to $V_{\rm DD}$, the display will never turn off.

POWER-ON CONDITION

The MM5791 has an internal power-on clear circuit which clears all registers to zero, places the mode to add and sets the terminate flag. A zero and decimal point are displayed.

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5791 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 is forced more negative than the Logical Low Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after eleven word times if the Key Input is still at a Logical Low Level. As long as the key is held down (and the Key Input remains low) no further entry is allowed. When the Key Input changes to a Logical High Level, the internal counter starts an eleven word timeout for key release. During both, entry and release timeouts, the Key Inputs are sampled every word time for valid levels. If they are found invalid, the counter is reset and the calculator resumes scanning the keyboard.

READY SIGNAL OPERATIONS

The Ready signal indicates calculator status. When the calculator is in an "idle" state, the output is at a Logical High Level (near V_{SS}). When a key is closed, the internal key entry timer is started. Ready remains high until the timeout is completed and the key entry is accepted as valid, then goes low as indicated in *Figures 5 and 6*. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

TEST FEATURES

Several features have been designed into the MM5791 to facilitate testing. One is to allow the key debounce timing to be modified, and the second performs a "segment test" function which turns on all segments for all digit times, with no interdigit blanking. The key bounce time can be reduced from eleven word times to one if a key closure is made between D9 and K2. Similarly the "Segment Test" occurs when a key closure is made between D9 and K3. Closures for test operations are not debounced, and also may occur simultaneously with normal key closures if diodes are used to isolate the D-Lines from each other. The test features are active for every word time the Test switch closure is maintained. These test matrix entries are isolated internally from the normal calculator keys, allowing simultaneous entry of "test" keys and "calculator" keys.

FUNCTION OF KEYS

Some of the keys operate differently when in the data or number entry condition. The MM5791 switches to entry condition when entering numbers and leaves this condition after most function keys. The following paragraphs discuss each of the keys on a full keyboard and the action taken when they are depressed. The earlier paragraphs which discussed the action of "+," "-," "x,"

"÷" and "%" keys and the examples given in later sections will aid in further explaining these actions.

Clear Key, "CE/C"

While in the number entry condition, one depression will clear the entry register to zero and recall the accumulator for display. The machine then leaves the number entry state.

If the error condition is displayed, one depression will clear the error, and all registers except the memory register. The machine could not be in the number entry condition with the error flag set.

If the error flag is not set and the machine is not in the number entry condition, one depression of "CE/C" key will clear the entry and accumulator registers. It also places the machine in the add mode and sets the terminate flag. The memory register remains unchanged.

Number Keys 0-9

If not in the number entry condition, a number key will clear the display and then enter the value of the key into the LSD. The digits are displayed as they are entered and the machine assumes the number entry condition.

If in the number entry condition, the entry register is shifted left one position and the key depressed is entered into the LSD. If there is a number in the most significant digit position (9th) the entry register is then shifted right one position and the entry is lost.

The square root key extracts the square root of the absolute value of the number being displayed in the entry register.




FIGURE 5. Ready Timing




FIGURE 6. Functional Description of Ready Signal and Key Entry

The mode of the calculator remains unchanged. This enables square root operations in the middle of chain calculations. For example:

KEY	DISPLAY	KEY	DISPLAY	KEY	DISPLAY
Α	Α	Α	Α	11	11
$\sqrt{}$	\sqrt{A}	X	· A .	+	11.
+	\sqrt{A}	В	В	5	5
В	В	$\sqrt{}$	\sqrt{B}	=	16.
$\sqrt{}$	\sqrt{B}	=	$A\sqrt{B}$	$\sqrt{}$	4.
÷ •	$\sqrt{A} + \sqrt{B}$			6	6.
					11
				9	9
				$\sqrt{}$	3.
				= '	8.

Square

Depression of the "Square" key copies the number being displayed into the accumulator register, and performs a multiplication. On completion of the square operation, the results are displayed in the entry register, the original number is stored in the accumulator and the mode of the calculator is unchanged. Entering a number to start a new entry will first clear the entry register.

Memory Plus Key, "M+"

When the "M+" key is depressed, the number being displayed is added to the contents of the memory and the results, providing there is no overflow, are placed in the memory. The calculator will be out of the data entry mode.

If an overflow occurs, the contents of the memory are not altered. The display shows the eight most significant digits and sign of the results with all nine decimal points.

Memory Minus Key, "M-"

This key operates like the "M+" key only the displayed number is subtracted from memory.

Plus, Minus, Multiply and Divide Keys, "+," "-," "x," "÷"

These keys terminate a number entry, complete the operation designated by the mode register and update the mode register for the next operation. A more detailed explanation of these keys is found in the description of modes.

Equal Key, "="

This key terminates a number entry, complete the operation designated by the mode register and sets the terminate flag.

Percent Key, "%"

Following a clear-all operation or a number entry proceeded by a clear all operation, this key shifts the decimal point of the number being displayed two places to the left, copies it into the accumulating register and establishes the multiply mode.

While in multiply or divide mode, this key shifts the displayed decimal point two places to the left, completes the multiplication or division and sets the terminate flag.

In add or subtract mode, this key shifts the displayed decimal point two places to the left, multiplies the display times the accumulating register, places the product in the entry register and leaves the accumulator register and mode register undisturbed. This permits automatic calculation of net by depression of the "=" key. The terminate flag is not altered.

SAMPLE PROBLEMS

1. Simple addition or subtraction

KEYS	DISPLAY	COMMENTS
С	0	
3	3	Start addition pro- blem
+	3.	Sets add mode
2	2	
+	5.	Completes addition, sets add mode
_	5.	Sets subtraction
		mode
4.355	4.3 5 5	
. =	0.6 4 5	Completes subtrac-
		tion. Sets mode ter- minal
· +	0.6 4 5	Sets mode terminal. Sets add mode, resets
3.25	3.2 5	Starts Digit Entry
CS	-3.2 5	Changes Sign
4	-3.2 5 4	Continues Digit Entry
+	-2.6 0 9	Completes signed
	2.000	addition, sets add
		mode
1	. 1	mode .
=	-1.609	Completes signed addition, sets termin-
	÷	ate mode

Constant addition or subtraction (second factor constant)

KEYS	DISPLAY	COMMENTS
3	3	
2	3.	Sets subtract mode
+	1.	Completes subtrac-
6	6	tion, sets Add mode
	7.	Completes addition, saves (6) as constant,
.5	.5	sets terminate mode
= :	6.5	Completes constant
7	. 7	addition constant=6
_	7.	Sets subtraction mode, resets termin- ate mode

KEYS	ntinued)		KEYS	DISPLAY	COMMENTS
	DISPLAY	COMMENTS	KLIS	DISFLAT	COMMENTS
			6	6	
3	3		=	24.	Completes constant
=	4.	Completes subtrac-			multiplication,
		tion, sets terminate			constant = 4
· , ·		mode, saves 3 as a	3	3	
		constant	· <u>-</u>	3.	Sets subtract mode,
8	8			-	resets termination
EX	3.	Exchanges entry, and	4.5	4.5	resets terrimation
		constant	X	-1.5	Completes subtrac-
=	-5.	Completes subtrac-	•		tion, sets multiply
		tion constant = .8			mode
9	9		. 8	8	mode
. =	1.	Completes subtrac-	cs	-8	Changes sign
		tion constant = 8	=	1 2.	Completes multipli-
		tion donstant d		1 2.	cation '-8' as con-
			•		
					stant, sets termina-
8. Simple multipl	lication		EX	,o	tion mode
. omple multipl	· Cation		.E.V	-8.	Exchanges entry
KEYS	DISPLAY	COMMENTS		0	register, and constar
VE 19	DISPLAT	COMMEN 12	CS	8.	
2.1	2.4	Co	- 3	3	
3.1	3.1	Start multiplication	=	3 6.	Completes constant
	0-4	problem			multiplication
X	3.1	Sets multiply mode			constant = 12
6	6		= '	4 3 2.	Completes constant
=	1 8.6	Completes multipli-			multiplication
		cation, sets terminate	. 3 .	3	constant = 12
		mode	X	3.	Sets multiply mode,
					resets termination
					mode
			+ : -	3.	Sets add mode.
l. Chain multipli	cation				Second function key
					only modifies mode
KEYS	DISPLAY	COMMENTS	-	3.	Sets subtract mode
			X	3.	Sets multiply mode
3	3		=	9.	Completes multipli-
+	3	Sets add mode			cation. Sets termina
4	4				tion mode
X	7.	Completes addition,			
		sets multiply mode			
6	6		1.5	/	
_	4 2.	Completes multipli-	Simple div	rision	
		cation, sets subtract			
	2.5	mode	KEYS	DISPLAY	COMMENTS
2	2				
<u> </u>	4 0.	Completes subtrac-	4	4	
		tion, sets terminate	÷	4.	
	•	mode, saves 2 as	3	3	
		constant	CS	-3	
		CONSTANT	= -	1.3333333	
				•	
	nlication		7. Chain divis	ion	
Constant multi	prication		7. Chain divis	1011	
Constant multi		COMMENTS	'KEYS	DISPLAY	COMMENTS
	DISPLAY				1.0
KEYS					
KEYS	3		3	3	
KEYS 3 X	3 3.	Sets multiply mode	÷	3 3.	
KEYS	3 3. 4			3. 8	
KEYS 3 X	3 3.	Sets multiply mode Completes multipli-	÷	3.	
3 X	3 3. 4		÷ 8	3. 8 0.3 7 5 2	
KEYS 3 X	3 3. 4	Completes multipli-	÷ 8 +	3. 8 0.3 7 5	

'. Chain divis	sion (continued)		10. Percent	in multiplication and	division (continued)
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
÷	7.3 6 2 5		500	500	
6	6		÷	5 0 0.	
= '	1.2 2 7 0 8 3 3		4 %	1 2 5 0 0.	
. Constant d	livision		11. Memory	operations	
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
6	6				
÷	6.		6	6	Mamanutia
2 =	2		. M +	6.	Memory indicator is activated
=	3. 1.5		3	1 3	is activated
15	1.5		3 +	3.	
	1 5.		2	1 2	
2	2		- M	2.	
X	1 3.		=	5.	
8.3	8.3		MR	1 . 4.	
÷	1 0 7.9		3.678	3.6 7 8	
3 CS	. 3 2		CS	-3.6 7 8	
EX	−3 1 0 7.9		M+	-3.678	
= '	02780352		X 5	-3.678 5	
EX	107.9		M	1 5.	
CS	-1 0 7.9		=	-1 8.3 9	
EX	0 2 7 8 0 3 5 2		MR	-4.678	
608.7	6 0 8.7		5	5	•
=	-5.6 4 1 3 3 4 5		MS	J. 5.	
			3	1 3	
			×	3.	
Add on and	d discount problems		4	1 4	
KEVO	DIEDI AV	COMMENTS	X MR	1 2.	
KEYS	DISPLAY	COMMENTS	= IVID	1 60.	,
695.99	6 9 5.9 9		0	0	
_	695.99		MS	0.	Memory indicator
20	20				turned off when
%	1 3 9.1 9 8				contents equal zero
= '	5 5 6.7 9 2		-	1	
+	5 5 6.7 9 2		12. Square r	root problems	
6	6				
%	33.40752		KEYS	DISPLAY	COMMENTS
= 17.0F	590.19952	5.3	3 .		
17.95	1 7.9 5 1 7.9 5		3	3 1.7 3 2 0 5 0 8	· · · · · · · ·
15	17.95		V	1.7320508	
%	2.6 9 2 5		4	1.7 3 2 0 3 0 8	
+	1 5.2 5 7 5		$\sqrt{}$	2.	
6	6			3.7 3 2 0 5 0 8	
%	0.91545		7	7	
= '	16.17295		+	7.	
			8	8	•
. Percent in	multiplication and d	ivision	= √	1 5. 3.8 7 2 9 8 3 3	
KEYS	DISPLAY	COMMENTS	13. Square p	oroblems	
KEIO			KEYS	DISPLAY	COMMENTS
308	308		KE13		
308 X	3 0 8.				
308			72 X ²	7 2 5 1 8 4.	



MM5794 seven-function, accumulating memory. vacuum fluorescent display calculator

general description

The single-chip MM5794 offers a seven-function, accumulating memory MOS/LSI calculator device capable of directly driving 8-digit vacuum-fluorescent displays. A complete calculator as shown in Figure 1 requires only the MM5794, a keyboard, vacuum fluorescent display and an appropriate power supply.

Keyboard decoding and key debounce circuitry, all clocks and timing generation, power-on clear and 7segment output display decoding are included on-chip and require no external components. Segments and digits can be driven directly from the MM5794. The left-most, or 9th digit is used to indicate memory in use or the negative sign of an eight digit number.


Leading zero suppression and a floating negative sign allow convenient reading of the display and conserves power. Typical current drain of a complete calculator displaying five "5's" is 30 mA.

features

- Full 8-digit capacity
- 7-functions (+, -, x, \div , x², \sqrt{x} , %)
- Convenient algebraic notation
- Fully protected accumulating memory (M+, M-)
- Automatic constant independent of memory
- Floating decimal input and output format
- Power-on clear*
- On-chip oscillator*
- Low system cost
- Direct segment and digit drive of fluorescent displays
- Memory in-use indicator


connection diagram

keyboard outline



Order Number MM5794N See Package 22

Typical Keyboard



^{*}Requires no external components.

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} Except V_{GG} (All Other

Pins Connected to V_{SS}) $V_{SS} + 0.3V$ to $V_{SS} - 12V$

Voltage at V_{GG} Relative

to V_{SS} V_{SS} + 0.3V to V_{SS} - 35V nbient Operating Temperature 0° C to +70 $^{\circ}$ C

Ambient Operating Temperature 0° C to +70 $^{\circ}$ C Ambient Storage Temperature -55° C to +150 $^{\circ}$ C

Lead Temperature (Soldering, 10 seconds) 300°

operating conditions

 $\begin{array}{l} 6.5 \leq V_{SS} - V_{DD} \leq 9.8V \\ V_{SS} - V_{GG} \leq 32V \end{array} \label{eq:equation:equ$

dc electrical characteristics

PARAMETER CONDITIONS		MIN	TYP	MAX	UNITS
Operating Supply Current					
I _{DD}	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$		8	15	mA.
I _{GG}	$V_{GG} = V_{SS} - 32V$	1	500		μА
Keyboard Scan Input Levels		1 N 1			
(K1-K4)					
Logical High Level (V _{IH})		V _{SS} -7.0	·.	V _{SS}	. v
Logical Low Level (V _{IL})		V _{GG}		V _{SS} -22	V
Source Current, (Segments)	$T_A = 25^{\circ}C$			1.	
I _{OH}	$V_{OUT} = V_{SS} - 4V, V_{DD} = V_{SS} - 6.5V$			-0.6	mA
l _{OL}	$V_{OUT} = V_{SS} - 35V$			10	μΑ
Digit Outputs					
Logical High Level	$V_{GG} = V_{SS} - 32V, V_{OUT} = V_{SS} - 5.0V$			-3.5	mA
	$V_{GG} = V_{SS} - 25V$, $V_{OUT} = V_{SS} - 5.0V$			-2.2	mA
Logical Low Level	$V_{DD} = V_{SS} - 9.5V$, $V_{OUT} = V_{GG} = V_{SS} - 35V$			10	μΑ

ac electrical characteristics


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time	(Figure 2)	0.53		3.3	ms
Digit Time	(Figure 2)	58		367	μs
Interdigit Blanking Time	(Figure 2)	14.5	20		μs
(Segment and Digit Outputs)					
Digit Transition Times	100k Resistor to V _{GG}				
High to Low	$V_{DD} = V_{SS} - 6.5V$		20		μs
Low to High	C _{LOAD} = 100 pF	'		4	μs
Ready Transition Times					
High to Low	V _{DD} = V _{SS} -6.5		5	20	μs
Low to High	C _{LOAD} = 50 pF		2.0	4.0	μs
Keyboard Scan Inputs Transition Times	$V_{GG} = V_{SS} - 35$				
High to Low (After Key Release)	$\begin{cases} C_{LOAD} = 50 \text{ pF} \end{cases}$			100	μs
Low to High (After Key Release)	C _{LOAD} = 100 pF			4	μs
Key Bounce-Out Stability Time	,	6.36		39.6	ms
(The time a keyboard scan input must be con-			4.5	33.0	1113
tinuously lower than the maximum logical low					
level to be accepted as a key closure, or higher than				,	
the minimum logical high level to be accepted as a					
key release.)					
Worst Case Calculation Time				200	word times

FUNCTIONAL DESCRIPTION

The MM5794 is a calculator chip which contains four data registers: (1) entry, (2) accumulator, (3) working and (4) memory, each consisting of 8 digits, sign, and decimal point. The entry register is always displayed. It contains digit entries from the keyboard, and results of all functions except M+ and M-. The accumulator is used in all arithmetic functions and stores a copy of the entry register on all results. This allows another number to be entered without losing an intermediate result. Multiply and divide require three registers to perform the function

and save the divisor, or multiplier. The working register is provided to perform these functions in conjunction with the entry and accumulator registers.

The memory register is used only to store a number to be used later. It is fully protected during all operations, and is only modified by depressing a "MS," "M+," or "M-" key. Power on clears all of the registers including the memory register.



* $V_{SS} - V_{DD}$ must be as specified in this data sheet (6.5–9.5) but $V_{SS} - V_{GG}$, E_f and V_Z are determined by the fluorescent display specifications. † D1 is the right-most display digit, also see *Figure 2*.

FIGURE 1. Complete Calculator Schematic

The MM5794 performs the "+," "-," "x" and "÷" functions using algebraic notation. This requires the use of a mode register and a terminate flag. The mode register directs the machine to the proper function (add, subtract, multiply or divide) with each new key entry. After the function has been performed, the key entered is used to modify the mode register.

The terminate flag is set on "=" and sometimes on "%" and "C/CE." This signifies the end of the problem. The MM5794 allows for full floating entries and results.

If the terminate flag is set, a "+," "-," "x" or "÷" key signals the beginning of a new problem. The number being displayed is copied into the accumulator register and the mode register assumes the mode of the key entered. The terminate flag is always reset by the "+," "-," "x" and "÷" keys.




FIGURE 2. Display Timing

OPERATION IN THE ADD AND SUBTRACT MODE

If the terminate flag is set, an "=" key will result in a constant add/subtract. The number in the accumulator will be added to (or subtracted from) the number being displayed. The result is right-justified and displayed in the entry register. Accumulator and mode registers are not altered, allowing for constant operations.

If the terminate flag is not set and a number has been entered from the keyboard, or memory register, a "+," "-," "x" or "÷" key will result in an addition or subtraction. The entry register will be added to or subtracted from the accumulator and the new running total will be displayed in the entry register and copied into the accumulator register. The mode will be altered according to which key is entered.

If the terminate flag is not set, and a number has not been entered from the keyboard, or memory, a "+," "-," "x" "÷" key will only change the mode register to the new key entry.

If the terminate flag is not set, an "=" key will add/subtract the number being displayed to/from the number in the accumulator register. The number being displayed is transferred to the accumulator, and the result of the operation is displayed in the entry register. The terminate flag is set, conditioning the calculator for constant, add/subtract operation. The number being displayed previous to the "=" key is stored in the accumulator as the constant.

Operation of the "%" key in add/subtract mode, with the terminate flag reset, will multiply the accumulator by the last entry, divide the result by 100, and display it in the entry register. The mode register remains as it was in the add or subtract mode. All of the above is required to perform the percent add on or discount problems. Depression of an "=" key after the "%" key will either tax or discount the original number as a function of the mode register and the last entry.

Operation of the "%" key in add/subtract mode, with the terminate flag set, will shift the decimal point of the number being displayed two places to the left and copy it into the accumulator register. The mode is set to multiply and the terminate flag remains set.

OPERATION IN THE MULTIPLY MODE

If the terminate flag is set, an "=" key will result in a constant multiply operation. The number being displayed is multiplied by the constant stored in the accumulator register. The result is displayed in the entry register and the accumulator and mode registers are not altered, allowing for constant operation. Repeated depressions of the "=" key can be used to raise a number to an integer power, i.e., "C/CE," "C/CE," "5.2," "x," "=," "=," "c," computes 5.2⁴.

The constant in multiplication, as well as in addition, subtraction and division is the last number entered. For the sequence: "C/CE," "C/CE," "3," "÷," "4," "x," "2," "=" the constant multiplier for future problems is 2.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the display will be multiplied by the contents of the accumulator, and the results will be displayed in the entry register. The number previously in the entry register is stored in the accumulator register and the terminate flag is set.

If the terminate flag is not set, and a number has been entered from the keyboard or memory register, a "+," "-," "x" or "÷" key will result in a multiplication. The number being displayed will be multiplied by the number residing in the accumulator register. The result will be copied into the accumulator and displayed in the entry register. The mode register is up-dated as a function of the key depressed.

Operation of the "%" key while in multiply mode looks exactly the same as an "=" key except the decimal point of the display is shifted two positions to the left before the multiplication takes place.

OPERATION IN THE DIVIDE MODE

If the terminate flag is set, an "=" key will result in constant divide operation. The number being displayed is divided by the constant stored in the accumulator register. The accumulator and mode registers are not altered allowing for constant operations. Repeated depressions of the "=" key will result in repeated divisions by the constant. Thus, it is possible to raise a number to a negative integer power using the sequence: "C/CE," "C/CE," "1," "÷," "No.," "=," etc.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the accumulator register will be divided by the number being displayed. The result is transferred to the entry register and displayed. The terminate flag is set and the divisor is stored in the accumulator register.

If the terminate flag is not set, a "+," "-," "x" or "÷" key will result in a division. The number in the accumulator register will be divided by the number being displayed. The results are displayed in the entry register, and a copy of the result is stored in the accumulator. The mode register is modified to reflect the latest key entry.

Operation of the "%" key while in divide mode looks exactly the same as the "=" key except the decimal point of the display is shifted two positions to the left before division takes place.

ERROR CONDITIONS

If any of the operations mentioned above generates a number larger than 9999 9999, an error will occur. An error is indicated by displaying the eight most significant digits and sign with all nine decimal points. The first depression of the "C/CE" key will clear the error condition, and all registers except the memory register.

It is not possible to generate an error during number entry. The ninth and subsequent digits entered are ignored.

POWER-ON CONDITION

The MM5794 has an internal power-on clear circuit which clears all registers to zero, places the mode to add and sets the terminate flag. A zero and decimal point are displayed.

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5794 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 is forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after eleven word times if the Key Input is still at a Logical High Level. As long as the key is held down (and the Key Input remains high) no further entry is allowed. When the Key Input changes to a Logical Low Level, the internal counter starts an eleven word timeout for key release. During both, entry and release timeouts, the Key Inputs are sampled every word time for valid levels. If they are found invalid, the counter is reset and the calculator resumes scanning the keyboard.

TEST FEATURES

Several features have been designed into the MM5794 to facilitate testing. One is to allow the key debounce timing to be modified, and the second performs a "segment test" function which turns on all segments for all digit times, with no interdigit blanking. The key bounce time can be reduced from eleven word times to one if a key closure is made between D9 and K2. "Segment Test" occurs when K3 is connected to D9. Closures for test operations are not debounced, and also may occur simultaneously with normal key closures if diodes are used to isolate the D-Lines from each other. The test features are active for every word time the Test switch closure is maintained. These test matrix entries are isolated internally from the normal calculator keys, allowing simultaneous entry of "test" keys and "calculator" keys, except for K3 keys during "Segment Test."

FUNCTION OF KEYS

Some of the keys operate differently when in the data or number entry condition. The MM5794 switches to entry condition when entering numbers and leaves this condition after most function keys. The following paragraphs discuss each of the keys on a full keyboard and the action taken when they are depressed. The earlier paragraphs which discussed the action of "+," "-," "x," "÷" and "%" keys and the examples given in later sections will aid in further explaining these actions.

Clear Key, "CE/C"

While in the number entry condition, one depression will clear the entry register to zero and recall the accumulator for display. The machine then leaves the number entry state.

If the error condition is displayed, one depression will clear the error, and all registers except the memory register. The machine could not be in the number entry condition with the error flag set.

If the error flag is not set and the machine is not in the number entry condition, one depression of "CE/C" key will clear the entry and accumulator registers. It also places the machine in the add mode and sets the terminate flag. The memory register remains unchanged.

Number Keys 0-9

If *not* in the number entry condition, a number key will clear the display and then enter the value of the key into the LSD. The digits are displayed as they are entered and the machine assumes the number entry condition.

If in the number entry condition, the entry register is shifted left one position and the key depressed is entered into the LSD. If there is a number in the most significant digit position (9th) the entry register is then shifted right one position and the entry is lost.

The square root key extracts the square root of the absolute value of the number being displayed in the entry register.

The mode of the calculator remains unchanged. This enables square root operations in the middle of chain calculations. For example:

KEY	DISPLAY	KEY	DISPLAY	KEY	DISPLA
A	Α	Α	Α	11	11
$\sqrt{}$	\sqrt{A}	X	Α	+	11.
+	\sqrt{A}	· B	• В	5	5
В	В	$\sqrt{}$	\sqrt{B}	=	16.
$\sqrt{}$	\sqrt{B}	=	$A\sqrt{B}$	- √	4.
=	$\sqrt{A} + \sqrt{B}$,		6	6.
					11
				9	9
				$\sqrt{}$	3.
				=	8.

Square Key, "X2"

Depression of the "Square" key copies the number being displayed into the accumulator register, and performs a multiplication. On completion of the square operation, the results are displayed in the entry register, the original number is stored in the accumulator and the mode of the calculator is unchanged. Entering a number to start a new entry will first clear the entry register.

Memory Save Key, "MS"

The "MS" key transfers the number being displayed to the memory register. The display remains unaltered.

Memory Recall Key, "MR"

The "MR" key recalls the number being stored in the memory register and displays it in the entry register. This number can then be used as a new number entry.

8

Memory Store Key, "MS"

The "MS" key transfers the number being displayed in the entry register to the memory register. The arithmetic status of the calculator is not changed.

Memory Plus Key, "M+"

When the "M+" key is depressed, the number being displayed is added to the contents of the memory and the results, providing there is no overflow, are placed in the memory. The calculator will be out of the data entry mode.

If an overflow occurs, the contents of the memory are not altered. The display shows the eight most significant digits and sign of the results with all nine decimal points.

Memory Minus Key, "M-"

This key operates like the "M+" key only the displayed number is subtracted from memory.

Plus, Minus, Multiply and Divide Keys, "+," "-," "x," "÷"

These keys terminate a number entry, complete the operation designated by the mode register and update the mode register for the next operation. A more detailed explanation of these keys is found in the description of modes.

Equal Key, "="

This key terminates a number entry, complete the operation designated by the mode register and sets the terminate flag.

Percent Key, "%"

Following a clear-all operation or a number entry proceeded by a clear all operation, this key shifts the decimal point of the number being displayed two places to the left, copies it into the accumulating register and establishes the multiply mode.

While in multiply or divide mode, this key shifts the displayed decimal point two places to the left, completes the multiplication or division and sets the terminate flag.

In add or subtract mode, this key shifts the displayed decimal point two places to the left, multiplies the display times the accumulating register, places the product in the entry register and leaves the accumulator register and mode register undisturbed. This permits automatic calculation of net by depression of the "=" key. The terminate flag is not altered.

SAMPLE PROBLEMS

1. Simple addition or subtraction

KEYS	DISPLAY		COMMENTS
C/CE	()	
3 .	3	3	Start addition pro-
			hlem

1. Simple addition or subtraction (continued)

KEYS	DISPLAY	COMMENTS
+	3.	Sets add mode
2	2	
+	5.	Completes addition, resets add mode
-	5.	Sets subtraction mode
4.355	4.3 5 5	
 = √y	0.6 4 5	Completes subtraction. Sets terminate mode.
+	0.6 4 5	Sets add mode
3.25	3.2 5	Starts Digit Entry
CS	-3.2 5	Changes Sign
4	-3,2 5 4	Continues Digit Entry
+	-2.6 0 9	Completes signed addition, sets add mode
1	1	
=	-1.6 0 9	Completes signed addition, sets termin-
		ate mode

Constant addition or subtraction (second factor constant)

KEYS	DISPLAY	COMMENTS
3	3	
	3.	Sets subtract mode
2	2	
+	1.	Completes subtrac-
		tion, sets add mode
6	6	
=	7.	Completes addition,
		saves (6) as constant,
		sets terminate mode
.5	.5	•
. =	6.5	Completes constant
v .		addition constant = 6
7	7	
	7.	Sets subtraction
		mode, resets termin-
		ate mode
3	3	
=	4.	Completes subtrac-
		tion, sets terminate
	*	mode, saves 3 as a
		constant
8	8	
EX	3.	Exchanges entry, and
		constant
=	-5.	Completes subtrac-
		tion constant = .8
9	9	
	1.	Completes subtrac-
	· · ·	tion constant = 8

Simple multiplication

DISPLAY	COMMENTS
3.1	Start multiplication problem
	DISPLAY 3.1

	iplication (contin			nt multiplication (c	
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
X	3.1	Sets multiply mode	=	4 3 2.	Completes constant
6	6				multiplication
=	1 8.6	Completes multipli-	3	3	constant = 12
		cation, sets terminate	X	3.	Sets multiply mode
		mode	Λ.		resets termination
					mode
			+	3.	Sets add mode.
				o,	Second function ke
Chain multir	olication	. *			only modifies mode
			_	3.	Sets subtract mode
KEYS ·	DISPLAY	COMMENTS	X	. 3.	Sets multiply mode
			=	9.	Completes multipli
3	.3				cation. Sets termin
+	3	Sets add mode			tion mode
4	4				
X	7.	Completes addition,			100
		sets multiply mode			
6	6		6. Simple	division	
_	4 2.	Completes multipli-	o. omple	division	
		cation, sets subtract	KEYS	DISPLAY	COMMENTS
		mode	KETS	DISTLAT	COMMENTS
2	2		4	4	
=	4 0.	Completes subtrac-	4 ÷	4.	
		tion, sets terminate	3	3	
		mode, saves 2 as	CS	-3	
		constant	=	-1.3 3 3 3 3 3 3 3	
			_	-1.3 3 3 3 3 3 3	
		COMMENTS	7. Chain d		COMMENTS
Constant mu	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
KEYS	DISPLAY 3		KEYS	DISPLAY	COMMENTS
KEYS 3 X	DISPLAY 3 3.	COMMENTS Sets multiply mode	KEYS 3	DISPLAY 3 3.	COMMENTS
KEYS	3 3 4	Sets multiply mode	KEYS 3 ÷ 8	3 3. 8	COMMENTS
KEYS 3 X	DISPLAY 3 3.	Sets multiply mode Completes multipli-	KEYS 3 ÷ 8 +	3 3. 8 0.3 7 5	COMMENTS
KEYS 3 X 4	3 3 4	Sets multiply mode	**************************************	3 3. 8 0.3 7 5 2	COMMENTS
KEYS 3 X 4	3 3 4	Sets multiply mode Completes multipli-	3 ÷ 8 + 2 X	3 3. 8 0.3 7 5 2 2.3 7 5	COMMENTS
KEYS 3 X 4 =	3 3 4	Sets multiply mode Completes multiplication, saves '4' as	8 + 2 X 3.1	3 3 8 0.3 7 5 2 2.3 7 5 3.1	COMMENTS
KEYS 3 X 4	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termin-	**************************************	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5	COMMENTS
KEYS 3 X 4 =	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant	3 ÷ 8 + 2 X 3.1 ÷ 6	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5	COMMENTS
KEYS 3 X 4 =	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication,	**************************************	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5	COMMENTS
KEYS 3 X 4 =	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant	3 ÷ 8 + 2 X 3.1 ÷ 6	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5	COMMENTS
KEYS 3 X 4 =	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication,	3 ÷ 8 + 2 X 3.1 ÷ 6	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5	COMMENTS
KEYS 3 X 4 = 6 =	3 3, 4 12.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication,	XEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 =	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	COMMENTS
KEYS 3 X 4 = 6 =	3 3. 4 12.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4	3 ÷ 8 + 2 X 3.1 ÷ 6	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	COMMENTS
KEYS 3 X 4 = 6 =	3 3. 4 12.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode,	XEYS 3 8 + 2 X 3.1 6 =	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	
KEYS 3 X 4 = 6 = 3 —	3 3. 4 1 2.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode,	XEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 =	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	COMMENTS
KEYS 3 X 4 = 6 = 3 - 4.5	3 3. 4 1 2. 6 2 4.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constant	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	
KEYS 3 X 4 = 6 = 3 4.5	3 3. 4 1 2. 6 2 4.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtrac-	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constan KEYS	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	
KEYS 3 X 4 = 6 = 3 4.5	3 3. 4 1 2. 6 2 4.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constant	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	
KEYS 3 X 4 = 6 = 3 - 4.5 X	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constan KEYS	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3	
KEYS 3 X 4 = 6 = 3 - 4.5 X	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constant KEYS 6 ÷	DISPLAY 3 3. 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6.	
KEYS 3	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign	KEYS 3 ÷ 8 + 2 X 3.1 ÷ 6 = 8. Constant KEYS 6 ÷ 2	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2	
KEYS 3 X 4 = 6 = 3 - 4.5 X	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multipli-	8	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 2 3	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '-8' as con-	8. Constant KEYS 8. Constant KEYS 6. 2 = = =	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5	
KEYS 3	3 3. 4 1 2. 6 2 4. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '-8' as constant, sets termination	8. Constant KEYS 8. Constant KEYS 6. 2 = = =	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1.5	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS =	3 3, 4 1 2. 6 2 4. 3 3, 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '-8' as constant, sets termination mode	 KEYS 3 8 + 2 X 3.1 6 = 8. Constant KEYS 6 ÷ 2 = 15 - 	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1 5 1 5 1 5	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS =	3 3, 4 1 2. 6 2 4. 3 3, 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '—8' as constant, sets termination mode Exchanges entry	 KEYS 3 8 + 2 X 3.1 6 = 8. Constant KEYS 6 2 = 15 - 2 	3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1 5 1 5 2	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS =	3 3. 4 12. 6 24. 3 3. 4.5 -1.5	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '—8' as constant, sets termination mode Exchanges entry	**************************************	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1 5 1 5 2 1 3. 8.3	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS =	3 3. 4 12. 6 24. 3 3. 4.5 -1.5 8 -8 12.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiply mode Changes sign Completes multiplication '—8' as constant, sets termination mode Exchanges entry register, and constant	8. Constant KEYS 8. Constant KEYS 6. ÷ 2 2 8. X 3.1 ÷ 6. =	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1	
KEYS 3 X 4 = 6 = 3 - 4.5 X 8 CS = EX CS 3	3 3,4 12. 6 24. 3 3,4 4.5 -1.5 8 -8 12.	Sets multiply mode Completes multiplication, saves '4' as constant, sets termination mode Completes constant multiplication, constant = 4 Sets subtract mode, resets termination Completes subtraction, sets multiply mode Changes sign Completes multiplication '—8' as constant, sets termination mode Exchanges entry	8. Constant KEYS 8. Constant KEYS 6	DISPLAY 3 3 8 0.3 7 5 2 2.3 7 5 3.1 7.3 6 2 5 6 1.2 2 7 0 8 3 3 at division DISPLAY 6 6 6 2 3 1.5 1 5 1 5 2 1 3. 8.3	

О	L	•	•	2
	٢		b	١
			٠.	4

	nt division (continued)			operations (continued	
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
=	0 2 7 8 0 3 5 2		3	3	
EX ·	1 0 7.9		+	3.	
CS	-1 0 7.9		2	2	
EX	02780352		M—	2.	
				5.	
608.7	608.7		. =		
=	-5.6 4 1 3 3 4 5		MR	4.	
			3.678	3.6 7 8	
			CS	-3.6 7 8	
			M+	-3.6 7 8	
). Add on	and discount problems		X X	-3.6 7 8	
			5	1 5	
KEYS	DISPLAY	COMMENTS	M-	5.	
			1 11	-1 8.3 9	
695.99	6 9 5.9 9			-4.6 7 8	
	6 9 5.9 9		MR		
20	20		5	5	
			MS	5.	
%	139.198		3	1	
= -	5 5 6.7 9 2		X	1, 3.	
+	5 5 6.7 9 2		4	1 4	
- 6	6		X	1 2.	
%	3 3.4 0 7 5 2		MR	1 5.	
=	590.19952		- =	60.	*
17.95	1 7.9 5		0		
	1 7.9 5	•		0	
			MS	0.	Memory indicator
15	15				turned off when
.%	2.6 9 2 5	-	*		contents equal zer
+	15.2575				
6	6				
%	0.91545				
=	16.17295		10 C		
			12. Square r	oot problems	
10. Baraar	st is multiplication and	division	KEYS	DISPLAY	COMMENTS
10. Percer	nt in multiplication and	division			COMMENTS
10. Percer KEYS	nt in multiplication and	division COMMENTS	3_		COMMENTS
			3	3 1.7 3 2 0 5 0 8	COMMENTS
KEYS	DISPLAY		3_		COMMENTS
KEYS 308	DISPLAY		3	3 1.7 3 2 0 5 0 8	COMMENTS
KEYS 308 X	308 308.		3 \(\frac{1}{2} \)	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8	COMMENTS
KEYS 308 X 5	308 308. 5		3 \(\frac{1}{2} \)	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2.	COMMENTS
XEYS 308 X 5 %	308 308. 5 15.4		3 √ + 4	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8	COMMENTS
308 X 5 % 500	308 308. 5 15.4 500		3 + 4 - 7	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8	COMMENTS
308 X 5 % 500	308 308. 5 15.4 500 500.		3 + 4 - = 7 +	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7	COMMENTS
308 X 5 % 500	308 308. 5 15.4 500 500.		3 + 4 - 7 + 8	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8	COMMENTS
308 X 5 % 500	308 308. 5 15.4 500 500.		3 + 4 - 7 7 + 8 =	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8 1 5.	COMMENTS
308 X 5 % 500 ÷	308 308. 5 15.4 500 500.		3 + 4 - 7 + 8	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8	COMMENTS
308 X 5 % 500 ÷ 4 %	308 308. 5 15.4 500 500. 4 12500.		3 + 4 - 7 7 + 8 =	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8 1 5.	COMMENTS
308 X 5 % 500 ÷ 4 %	308 308. 5 15.4 500 500.		3 + 4 - 7 + 8 = - 	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2 3.7 3 2 0 5 0 8 7 7 7. 8 1 5. 3.8 7 2 9 8 3 3	COMMENTS
KEYS 308 X 5 % 500 ÷ 4 %	308 308. 5 15.4 500 500. 4 12500.	COMMENTS	3 + 4 - 7 7 + 8 =	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2 3.7 3 2 0 5 0 8 7 7 7. 8 1 5. 3.8 7 2 9 8 3 3	COMMENTS
308 X 5 % 500 ÷ 4 %	308 308. 5 15.4 500 500. 4 12500.		3 + 4 - 7 + 8 = - - 13. Square (3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8 1 5. 3.8 7 2 9 8 3 3	
KEYS 308 X 5 % 500 4 %	308 308. 5 15.4 500 500. 4 12500.	COMMENTS	3 + 4 - 7 + 8 = - 	3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2 3.7 3 2 0 5 0 8 7 7 7. 8 1 5. 3.8 7 2 9 8 3 3	COMMENTS
KEYS 308 X 5 % 500 ÷ 4 % 11. Memo	308 308. 5 15.4 500 500. 4 12500.	COMMENTS	3 + 4 - 7 + 8 = - - 13. Square (3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2 3.7 3 2 0 5 0 8 7 7 8 1 5 3.8 7 2 9 8 3 3	
KEYS 308 X 5 % 500 4 %	308 308. 5 15.4 500 500. 4 12500.	COMMENTS COMMENTS Memory indicator	3 + 4 √ = 7 + 8 = √ 13. Square (3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2. 3.7 3 2 0 5 0 8 7 7. 8 1 5. 3.8 7 2 9 8 3 3	
KEYS 308 X 5 % 500 ÷ 4 % 11. Memo	308 308. 5 15.4 500 500. 4 12500.	COMMENTS	3 + 4 - 7 + 8 = - - 13. Square (3 1.7 3 2 0 5 0 8 1.7 3 2 0 5 0 8 4 2 3.7 3 2 0 5 0 8 7 7 8 1 5 3.8 7 2 9 8 3 3	

MM5795 seven-function, accumulating memory, vacuum fluorescent display calculator circuit

general description

The single-chip MM5795 offers a seven-function, accumulating memory MOS/LSI calculator device capable of directly driving 8-digit vacuum-fluorescent displays. A complete calculator as shown in Figure 1 requires only the MM5795, a keyboard, vacuum fluorescent display and an appropriate power supply.

Keyboard decoding and key debounce circuitry, all clocks and timing generation, power-on clear and 7segment output display decoding are included on-chip and require no external components. Segments and digits can be driven directly from the MM5795. The left-most, or 9th digit is used to indicate memory in use or the negative sign of an eight digit number.

Leading zero suppression and a floating negative sign allow convenient reading of the display and conserves power. Typical current drain of a complete calculator displaying five "5's" is 30 mA.


features

- Full 8-digit capacity
- 7-functions (+, -, x, \div , x², \sqrt{x} , %)
- Convenient algebraic notation
- Fully protected accumulating memory (M+, M-)
- Automatic constant independent of memory
- Floating decimal input and output format
- Power-on clear*
- On-chip oscillator*
- Low system cost
- Direct segment and digit drive of fluorescent displays
- Memory in-use indicator

connection diagram

DIGIT 4-


Dual-In-Line Package



TOP VIEW Order Number MM5795N See Package 22

keyboard outline

Typical Keyboard



^{*}Requires no external components.

absolute maximum ratings

Voltage at Any Pin Relative to V_{SS} Except V_{GG} (All Other

 $V_{SS} \pm 0.3V$ to $V_{SS} = 12V$ Pins Connected to V_{SS})

Voltage at V_{GG} Relative

 V_{SS} + 0.3V to V_{SS} - 35V to V_{SS} 0°C to +70°C Ambient Operating Temperature -55°C to +150°C

Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds) 300°C

operating conditions

 $\begin{aligned} 6.5 &\leq V_{SS} - V_{DD} \leq 9.8V \\ V_{SS} - V_{GG} &\leq 32V \end{aligned}$

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current					
I _{DD}	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$		8 .	15	mA
l _{GG}	$V_{GG} = V_{SS} - 32V$	'	500		μΑ
Keyboard Scan Input Levels			5		
(K1-K4)		1			
Logical High Level (V _{IH})		V _{SS} -7.0		V _{SS}	V.
Logical Low Level (V _{IL})		V _{GG}		V _{SS} -22	* V
Source Current, (Segments)	$T_A = 25^{\circ}C$				
I _{он}	$V_{OUT} = V_{SS} - 4V, V_{DD} = V_{SS} - 6.5V$			-0.6	mA
I _{OL}	$V_{OUT} = V_{SS} - 35V$	1		10	μΑ
Digit Outputs					
Logical High Level	$V_{GG} = V_{SS} - 32V, V_{OUT} = V_{SS} - 5.0V$			-3.5	, mA
	$V_{GG} = V_{SS} - 25V, V_{OUT} = V_{SS} - 5.0V$			-2.2	mA
Logical Low Level	$V_{DD} = V_{SS} - 9.5V, V_{OUT} = V_{GG} = V_{SS} - 35V$	1.		10	μΑ

ac electrical characteristics


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Word Time	(Figure 2)	0.53		3.3	ms
Digit Time	(Figure 2)	58		367	μs
Interdigit Blanking Time	(Figure 2)	14.5	20		μς
(Segment and Digit Outputs)			·	. * '	
Digit Transition Times	100k Resistor to V _{GG}				
High to Low	$V_{DD} = V_{SS} - 6.5V$		20		μs
Low to High	C _{LOAD} = 100 pF			4	μs
Ready Transition Times					
High to Low	V _{DD} = V _{SS} -6.5		5	20	μs
Low to High	C _{LOAD} = 50 pF		2.0	4.0	μs
Keyboard Scan Inputs Transition Times	$V_{GG} = V_{SS} - 35$				ļ ·
High to Low (After Key Release)	C _{LOAD} = 50 pF			100	μs
Low-to-High (After Key Closure)	C _{LOAD} = 100 pF			4	, μs
Key Bounce-Out Stability Time	(6.36		39.6	ms
(The time a keyboard scan input must be con-					i i
tinuously lower than the maximum logical low	,				
level to be accepted as a key closure, or higher than			1.5		
the minimum logical high level to be accepted as a		[-			
key release.)					
Worst Case Calculation Time				200	word times

FUNCTIONAL DESCRIPTION

The MM5795 is a calculator chip which contains four data registers: (1) entry, (2) accumulator, (3) working and (4) memory, each consisting of 8 digits, sign, and decimal point. The entry register is always displayed. It contains digit entries from the keyboard, and results of all functions except M+ and M $^-$. The accumulator is used in all arithmetic functions and stores a copy of the entry register on all results. This allows another number to be entered without losing an intermediate result. Multiply and divide require three registers to perform the function

and save the divisor, or multiplier. The working register is provided to perform these functions in conjunction with the entry and accumulator registers.

The memory register is used only to store a number to be used later. It is fully protected during all operations, and is only modified by depressing an "MC," "M+," or "M-" key. Power on clears all of the registers including the memory register.



 * V_{SS} - V_{DD} must be as specified in this data sheet (6.5–9.5) but V_{SS} - V_{GG}, E_f and V_Z are determined by the fluorescent display specifications. † D1 is the right-most display digit, also see *Figure 2*.

FIGURE 1. Complete Calculator Schematic

The MM5795 performs the "+," "-," "x" and "÷" functions using algebraic notation. This requires the use of a mode register and a terminate flag. The mode register directs the machine to the proper function (add, subtract, multiply or divide) with each new key entry. After the function has been performed, the key entered is used to modify the mode register.

The terminate flag is set on "=" and sometimes on "%" and "C/CE." This signifies the end of the problem. The MM5795 allows for full floating entries and results.

If the terminate flag is set, a "+," "-," "x" or "±" key signals the beginning of a new problem. The number being displayed is copied into the accumulator register and the mode register assumes the mode of the key entered. The terminate flag is always reset by the "+," "-," "x" and "±" keys.




FIGURE 2. Display Timing

OPERATION IN THE ADD AND SUBTRACT MODE

If the terminate flag is set, an "=" key will result in a constant add/subtract. The number in the accumulator will be added to (or subtracted from) the number being displayed. The result is right-justified and displayed in the entry register. Accumulator and mode registers are not altered, allowing for constant operations.

If the terminate flag is not set and a number has been entered from the keyboard, or memory register, a "+," "-" "x" or "÷" key will result in an addition or subtraction. The entry register will be added to or subtracted from the accumulator and the new running total will be displayed in the entry register and copied into the accumulator register. The mode will be altered according to which key is entered.

If the terminate flag is not set, and a number has not been entered from the keyboard, or memory, a "+," "-," "x" "÷" key will only change the mode register to the new key entry.

If the terminate flag is not set, an "=" key will add/subtract the number being displayed to/from the number in the accumulator register. The number being displayed is transferred to the accumulator, and the result of the operation is displayed in the entry register. The terminate flag is set, conditioning the calculator for constant, add/subtract operation. The number being displayed previous to the "=" key is stored in the accumulator as the constant.

Operation of the "%" key in add/subtract mode, with the terminate flag reset, will multiply the accumulator by the last entry, divide the result by 100, and display it in the entry register. The paode register remains as it was in the add or subtract mode. All of the above is required to perform the percent add on or discount problems. Depression of an "=" key after the "%" key will either tax or discount the original number as a function of the mode register and the last entry.

Operation of the "%" key in add/subtract mode, with the terminate flag set, will shift the decimal point of the number being displayed two places to the left and copy it into the accumulator register. The mode is set to multiply and the terminate flag remains set.

OPERATION IN THE MULTIPLY MODE

If the terminate flag is set, an "=" key will result in a constant multiply operation. The number being displayed is multiplied by the constant stored in the accumulator register. The result is displayed in the entry register and the accumulator and mode registers are not altered, allowing for constant operation. Repeated depressions of the "=" key can be used to raise a number to an integer power, i.e., "C/CE," "C/CE," "5.2," "x," "=," "=," computes 5.2⁴.

The constant in multiplication, as well as in addition, subtraction and division is the last number entered. For the sequence: "C/CE," "C/CE," "3," "÷," "4," "x," "2," "=" the constant multiplier for future problems is 2.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the display will be multiplied by the contents of the accumulator, and the results will be displayed in the entry register. The number previously in the entry register is stored in the accumulator register and the terminate flag is set.

If the terminate flag is not set, and a number has been entered from the keyboard or memory register, a "+," "-," "x" or "÷" key will result in a multiplication. The number being displayed will be multiplied by the number residing in the accumulator register. The result will be copied into the accumulator and displayed in the entry register. The mode register is up-dated as a function of the key depressed.

Operation of the "%" key while in multiply mode looks exactly the same as an "=" key except the decimal point of the display is shifted two positions to the left before the multiplication takes place.

OPERATION IN THE DIVIDE MODE

If the terminate flag is set, an "=" key will result in constant divide operation. The number being displayed is divided by the constant stored in the accumulator register. The accumulator and mode registers are not altered allowing for constant operations. Repeated depressions of the "=" key will result in repeated divisions by the constant. Thus, it is possible to raise a number to a negative integer power using the sequence: "C/CE," "C/CE," "1," "÷," "No.," "=," "etc.

If the terminate flag is not set, an "=" key will signal the end of a problem. The number in the accumulator register will be divided by the number being displayed. The result is transferred to the entry register and displayed. The terminate flag is set and the divisor is stored in the accumulator register.

If the terminate flag is not set, a "+," "-," "x" or "÷" key will result in a division. The number in the accumulator register will be divided by the number being displayed. The results are displayed in the entry register, and a copy of the result is stored in the accumulator. The mode register is modified to reflect the latest key entry.

Operation of the "%" key while in divide mode looks exactly the same as the "=" key except the decimal point of the display is shifted two positions to the left before division takes place.

ERROR CONDITIONS

If any of the operations mentioned above generates a number larger than 9999 9999, an error will occur. An error is indicated by displaying the eight most significant digits and sign with all nine decimal points. The first depression of the "C/CE" key will clear the error condition, and all registers except the memory register.

It is not possible to generate an error during number entry. The ninth and subsequent digits entered are ignored.

POWER-ON CONDITION

The MM5795 has an internal power-on clear circuit which clears all registers to zero, places the mode to add and sets the terminate flag. A zero and decimal point are displayed.

KEYBOARD BOUNCE AND NOISE REJECTION

The MM5795 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K2, K3 or K4 is forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after eleven word times if the Key Input is still at a Logical High Level. As long as the key is held down (and the Key Input remains high) no further entry is allowed. When the Key Input changes to a Logical Low Level, the internal counter starts an eleven word timeout for key release. During both, entry and release timeouts, the Key Inputs are sampled every word time for valid levels. If they are found invalid, the counter is reset and the calculator resumes scanning the keyboard.

TEST FEATURES

Several features have been designed into the MM5795 to facilitate testing. One is to allow the key debounce timing to be modified, and the second performs a "segment test" function which turns on all segments for all digit times, with no interdigit blanking. The key bounce time can be reduced from eleven word times to one if a key closure is made between D9 and K2. "Segment Test" occurs when K3 is connected to D9. Closures for test operations are not debounced, and also may occur simultaneously with normal key closures if diodes are used to isolate the D-Lines from each other. The test features are active for every word time the Test switch closure is maintained. These test matrix entries are isolated internally from the normal calculator keys, allowing simultaneous entry of "test" keys and "calculator" keys, except for K3 keys during "Segment Test."

FUNCTION OF KEYS

Some of the keys operate differently when in the data or number entry condition. The MM5795 switches to entry condition when entering numbers and leaves this condition after most function keys. The following paragraphs discuss each of the keys on a full keyboard and the action taken when they are depressed. The earlier paragraphs which discussed the action of "+," "-," "x," "+" and "%" keys and the examples given in later sections will aid in further explaining these actions.

Clear Key, "CE/C"

While in the number entry condition, one depression will clear the entry register to zero and recall the accumulator for display. The machine then leaves the number entry state.

If the error condition is displayed, one depression will clear the error, and all registers except the memory register. The machine could not be in the number entry condition with the error flag set.

If the error flag is not set and the machine is not in the number entry condition, one depression of "CE/C" key will clear the entry and accumulator registers. It also places the machine in the add mode and sets the terminate flag. The memory register remains unchanged.

Number Keys 0-9

If not in the number entry condition, a number key will clear the display and then enter the value of the key into the LSD. The digits are displayed as they are entered and the machine assumes the number entry condition.

If in the number entry condition, the entry register is shifted left one position and the key depressed is entered into the LSD. If there is a number in the most significant digit position (9th) the entry register is then shifted right one position and the entry is lost.

Square Root Key, "√"

The square root key extracts the square root of the absolute value of the number being displayed in the entry register.

The mode of the calculator remains unchanged. This enables square root operations in the middle of chain calculations. For example:

KEY	DISPLAY	KEY	DISPLAY	KEY	DISPLAY
Α	Α	Α	Α	11	11
$\sqrt{}$	\sqrt{A}	х	Α	+ ,,	11.
+	\sqrt{A}	В	В	,5	5
В	В:	· √-	√B	= "	16.
$\sqrt{}$	\sqrt{B}	=	A√B		4.
=	$\sqrt{A} + \sqrt{B}$			6	6.
	•			=	. 11
				9	9
					3.
				=	8.

Square Key, "X2"

Depression of the "Square" key copies the number being displayed into the accumulator register, and performs a multiplication. On completion of the square operation, the results are displayed in the entry register, the original number is stored in the accumulator and the mode of the calculator is unchanged. Entering a number to start a new entry will first clear the entry register.

Memory Recall Key, "MR"

The "MR" key recalls the number being stored in the memory register and displays it in the entry register. This number can then be used as a new number entry.

Memory Clear Key, "MC"

The "MC" key clears the memory register. The status of the calculator remains unchanged.

Memory Plus Key, "M+"

When the "M+" key is depressed, the number being displayed is added to the contents of the memory and the results, providing there is no overflow, are placed in the memory. The calculator will be out of the data entry mode.

If an overflow occurs, the contents of the memory are not altered. The display shows the eight most significant digits and sign of the results with all nine decimal points.

Memory Minus Key, "M-"

This key operates like the "M+" key only the displayed number is subtracted from memory.

Plus, Minus, Multiply and Divide Keys, "+," "-," "x," "÷"

These keys terminate a number entry, complete the operation designated by the mode register and update the mode register for the next operation. A more detailed explanation of these keys is found in the description of modes.

Equal Key, "="

This key terminates a number entry, complete the operation designated by the mode register and sets the terminate flag.

Percent Key, "%"

Following a clear-all operation or a number entry proceeded by a clear all operation, this key shifts the decimal point of the number being displayed two places to the left, copies it into the accumulating register and establishes the multiply mode.

While in multiply or divide mode, this key shifts the displayed decimal point two places to the left, completes the multiplication or division and sets the terminate flag.

In add or subtract mode, this key shifts the displayed decimal point two places to the left, multiplies the display times the accumulating register, places the product in the entry register and leaves the accumulator register and mode register undisturbed. This permits automatic calculation of net by depression of the "=" key. The terminate flag is not altered.

SAMPLE PROBLEMS

1. Simple addition or subtraction

KEYS C/CE	,	DISPLAY	0	COMMENTS
3	- 3		3 `	Start addition pro- blem

1. Simple addition or subtraction (continued)

KEYS	DISPLAY	COMMENTS
+	3.	Sets add mode
2	2	,
+	5.	Completes addition,
		sets add mode
· -	5.	Resets addition
		mode, sets sub-
•		traction mode
4.355	4.3 5 5	
=	0.6 4 5	Completes subtrac-
·		tion. Sets terminate
		mode.
+	0.6 4 5	Sets add mode
3.25	3.2 5	Starts Digit Entry
CS	-3.2 5	Changes Sign
4	-3.2 5 4	Continues Digit Entry
+	-2.6 0 9	Completes signed
		addition, sets add
		mode
1	1	
= .	-1.6 0 9	Completes signed
		addition, sets termin-
		ate mode

Constant addition or subtraction (second factor constant)

	EYS	DISPLAY	COMMENTS
3		3	
3 - 2		3.	Sets subtract mode
		2	
+		1.	Completes subtrac-
			tion, sets add mode
6		. 6	
=		7.	Completes addition,
			saves (6) as constant,
			sets terminate mode
.5		.5	
=		6.5	Completes addition
			constant=6
7		7	
_		7.	Sets subtraction
			mode, resets termin-
			ate mode
3		3	
=		4.	Completes subtrac-
			tion, sets terminate
			mode, saves 3 as a
			constant
8		8	
E>		3.	Exchanges entry, and
			constant
=		-5.	Completes subtrac-
			tion constant = 8
9	•	9	
=		1.	Completes subtrac-
			tion constant = 8

3. Simple multiplication

٦.	s. Simple manupheation						
	KEYS 3.1	DISPLAY 3.1	COMMENTS Start multiplication problem				

3. Simple multip	lication (continue	ed)	5. Constant	multiplication (cont	inued)
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
X 6	3.1 6	Sets multiply mode	= .	4 3 2.	Completes constant multiplication
= .	1 8.6	Completes multipli-	: ₃	3	constant = 12
	1 0.0	cation, sets terminate	X	3.	Sets multiply mode,
		mode	,		resets termination mode
			+	3.	Sets add mode.
4. Chain multipl	ication		·		Second function key only modifies mode
4. Chain marcipi	Toution,			3.	Sets subtract mode
KEYS	DISPLAY	COMMENTS	×	3.	Sets multiply mode
			=	9.	Completes multipli-
3	3				cation. Sets termina-
+	3	Sets add mode			tion mode
4	4 7.	Clates addition			
X	7.	Completes addition, sets multiply mode			
	6.	sets martiply mode			
6	4 2.	Completes multipli-	6. Simple o	division	
_	72.	cation, sets subtract		DICRI AV	COMMENTS
		mode	KEYS	DISPLAY	COMMENTS
2	2			4	
=	4 0	Completes subtrac-	4 ÷	4.	
		tion, sets terminate	3	3	
		mode, saves 2 as	CS	-3	
		constant	. =	-1.3 3 3 3 3 3 3 3	
		•		7.000	
			7. Chain d	ivision	
5. Constant mul	Itiplication				COMMENTS
KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMINICIALS
3	3		3	3	
X	3.	Sets multiply mode	÷	3.	
4	4		8	8	
=	1 2.	Completes multipli-	+	0.375	
		cation, saves '4' as	2	2.3 7 5	
		constant, sets termin-	X 3.1	2.3 7 5	
		ation mode	3.1 ÷	7.3625	
6 ' ,	6		6	7.5025	
=	24.	Completes constant	=	1.2270833	
		multiplication, constant = 4			
_	_	CONSTAINT - 4			
3	3 3.	Sets subtract mode,			
_	ა.	resets termination	8. Consta	nt division	
. A E	4.5	resets termination			COMMENTS
4.5 X	-1.5	Completes subtrac-	KEYS	DISPLAY	COMMENTS
^		tion, sets multiply			
		mode	6	6	
8	. 8		÷	6.	
cs	-8	Changes sign	2	2	
<u>.</u>	1 2.	Completes multipli-	= .	3.	
		cation '-8' as con-	= 1C	1.5	
		stant, sets termina-	15	1 5 1 5	
		tion mode	. 2	2	
EX	-8.	Exchanges entry	2 X	13.	
	•	register, and constant	8.3	8.3	
CS	8.		6.3 ÷	1 0 7.9	
3	3 3 6.	Completes constant	3	3	
= '	S U.	multiplication	čs	-3	
1		constant = 12	EX	1 0 7.9	
Ī					

EX CS EX6 608.7 = -!	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2	COMMENTS S COMMENTS	XEYS 3 + 2 M- = MR 3.678 CS M+ X 5 M- = MR 5 MC	DISPLAY 3	COMMENTS Memory indicato
EX CS EX608.7 = -!	1 0 7.9 -1 0 7.9 0 2 7 8 0 3 5 2 6 0 8.7 5.6 4 1 3 3 4 5 secount problems DISPLAY 6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		+ 2 M- = MR 3.678 CS M+ X 5 M- = MR 5	3. 2. 5. 4. 3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -1.8.3 9 -4.6 7 8	Mamory indicate
CS EX 608.7 = -! Add on and dis KEYS 695.99 20 % = + 6 % = 5 17.95 15 % + 6 %	-107.9 0 2 7 8 0 3 5 2 6 0 8.7 5.6 4 1 3 3 4 5 scount problems DISPLAY 6 9 5.9 9 6 9 5.9 9 20 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		+ 2 M- = MR 3.678 CS M+ X 5 M- = MR 5	3. 2 2. 2. 5. 4. 3.6 7 8 3.6 7 8 3.6 7 8 3.6 7 8 3.6 7 8 3.6 7 8 3.6 7 8 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5	Mamory indi-
EX 608.7 = -! Add on and dis KEYS 695.99 20 % = + 6 % = 5 17.95 15 % ++ 6 %	0 2 7 8 0 3 5 2 6 0 8.7 5.6 4 1 3 3 4 5 secount problems DISPLAY 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		2 M- = MR 3.678 CS M+ X 5 M- = MR 5	2 5. 4. 3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -4.6 7 8 -4.6 7 8	Mamory indi-
608.7 = -! Add on and dis KEYS 695.99 20 % = + 6 6 % = 5 17.95 15 % ++ 6 %	0 2 7 8 0 3 5 2 6 0 8.7 5.6 4 1 3 3 4 5 secount problems DISPLAY 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		M- = MR 3.678 CS M+ X 5 M- = MR 5	2. 5. 4. 3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 5. -1 8.3 9 -4.6 7 8	Mamory indi-
608.7 = -! Add on and dis KEYS 695.99 20 % = + 6 % = 5 17.95 15 % ++ 6 %	6 0 8.7 5.6 4 1 3 3 4 5 scount problems DISPLAY 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		= MR 3.678 CS M+ X 5 M- = MR 5	5. 4. 3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 5 5 -1 8.3 9 -4.6 7 8	Mamory indi-
Add on and dis KEYS 695.99 20 % = + 6 % = 17.95 15 % + 6 %	5.6 4 1 3 3 4 5 scount problems DISPLAY 6 9 5.9 9 6 9 5.9 9 20 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2		MR 3.678 CS M+ X 5 M- = MR 5	4. 3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 5 5 -1 8.3 9 -4.6 7 8	Mamory indi-
Add on and dis KEYS 695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	695.99 695.99 20 139.198 556.792 556.792 633.40752		3.678 CS M+ X 5 M- = MR 5	3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -3.6 7 8 -51 8.3 9 -4.6 7 8	Mamory indi-
KEYS 695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2		CS M+ X 5 M- = MR 5	-3.6 7 8 -3.6 7 8 -3.6 7 8 -5. -1 8.3 9 -4.6 7 8	Mamory indi
KEYS 695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2		M+ X 5 M- = MR 5	-3.6 7 8 -3.6 7 8 -5 -1 8.3 9 -4.6 7 8	Mamory indi
KEYS 695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2		X 5 M- = MR 5	-3.6 7 8 -3.6 7 8 -5 -1 8.3 9 -4.6 7 8	Mamory indi
KEYS 695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2		5 M- = MR 5	-3.6 7 8 5 5. -1 8.3 9 -4.6 7 8	Mamory indi
695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2	COMMENTS	5 M- = MR 5	5 5. 1 -1 8.3 9 -4.6 7 8	Momory indi
695.99 - 20 % = + 6 % = 17.95 - 15 % + 6 %	6 9 5.9 9 6 9 5.9 9 2 0 1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2	COMMENTS	M- = MR 5	5. -1 8.3 9 -4.6 7 8	Mamory indi
- 20 % = + 6 % = 5 17.95 - 15 % + + 6 %	695.99 20 139.198 556.792 556.792 6 33.40752		= MR 5	-1 8.3 9 -4.6 7 8	Mamory indicate
- 20 % = + 6 % = 5 17.95 - 15 % + + 6 %	695.99 20 139.198 556.792 556.792 6 33.40752		MR 5	-4.6 7 8 1 5	Mamory indi
% = + 6 % = 5 17.95 15 % + 6 %	695.99 20 139.198 556.792 556.792 6 33.40752		5	5	Mamary india
% = + 6 % = 5 17.95 15 % + 6 %	20 139.198 556.792 556.792 6 33.40752 690.19952				Mamory ind:
% = + 6 % = 5 17.95 15 % + 6 %	1 3 9.1 9 8 5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2		MC	5.	Mamory indi
= + 6 % = 5 17.95 15 % + 6 %	5 5 6.7 9 2 5 5 6.7 9 2 6 3 3.4 0 7 5 2 6 9 0.1 9 9 5 2				INICIDIO VIDUICATO
+ 6 % = 5 17.95 - 15 % + + 6 %	5 5 6.7 9 2 6 3 3.4 0 7 5 2 9 0.1 9 9 5 2				turned off when
6 % = 5 17.95 - 15 % + 6 %	6 3340752 90.19952				contents equal ze
% = 5 17.95 - 15 % + 6 %	3340752 90.19952		3	3	contents equal 26
= 5 17.95 - 15 % + 6	90.19952		X	3.	
17.95 - 15 % + 6 %					
17.95 - 15 % + 6 %			4	4	
- 15 % + 6 %	1 7.9 5		X	1 2.	
% + 6 %	1 7.9 5		MR	٠ 0.	
% + 6 %	15		=	0.	
+ 6 %					
6 %	26925				
% *	15.2575				
	6				
-	0.9 1 5 4 5		12 Square	root problems	
	16.17295		12. Square	root problems	
			KEYS	DISPLAY	COMMENTS
. Percent in mul	tiplication and	division	3	. 3	
KEYS I	NCDL AV	0011151150	√ ·	1.7320508	
KE13 [DISPLAY	COMMENTS	+	1.7320508	
200			4		
308	308		√	4	
Χ	3 0 8.		* *	2.	
5	5		_ = _	3.7 3 2 0 5 0 8	
%	1 5.4		7	. 7	e
500	500		+	7.	,
÷ .	5 0 0.		8 .	8	
4	4		. =_	1 5.	
%	12500.	•	$\sqrt{}$	3.8729833	
			•		
Memory operat	ions				
,	· -		13. Square p	roblems	
KEYS D	ISPLAY	CORRECTIO	io. oquale p	NODIE1112	
D	ISELAT	COMMENTS			
			KEYS	DISPLAY	COMMENTS
6	6				
νI+ .	6.	Memory indicator	72	7.0	
1	U.	is activated in	X ²	7 2	
		left-most digit	^	5184.	



MM57103 scientific calculator circuit

general description

The MM57103 is a powerful one-chip scientific calculator device designed to provide the features and functions most desired by professionals. An 8-digit mantissa plus sign with a 2-digit exponent plus sign is featured. A 36-position keyboard (such as that illustrated below) was designed for convenience. Algebraic logic, combined with a fully accumulating 8-function memory in addition to two levels of parentheses are features most asked for in professional scientific calculators. With a simple pin connection, the MM57103 offers RPN logic with a 4-level stack in addition to the 8-function memory.

features

- Enters and displays $\pm 9.99999999 \times 10^{99}$ to $\pm 1. \times 10^{-99}$
- Left justified entry with trailing zero suppression

- Selectable Reverse Polish Notation (RPN) or Algebraic notation with 2 levels of parentheses
- Arithmetic functions: +, -, X, ÷, 1/X, \sqrt{X} , X^2
- Constant operations in algebraic mode
- Power function: YX
- Logarithmic functions: LN X, LOG X, e^X, 10^X
- Trigonometric functions: SIN, COS, TAN, SIN⁻¹, COS⁻¹, TAN⁻¹
- Full-function, addressable memory
- 4-register working stack with ROLL capability (RPN) or EQUAL with 2 levels of parentheses (algebraic)
- π, change sign, clear, clear-all and exchange
- Auto power-on clear
- Degree/radian conversion
- Rectangular/polar conversion
- Two output modes: floating or scientific

sample keyboards

cos-1 TAN-1 SIN-1 →DEG →RAD F SIN cos TAN χ2 10^X P→R LOG 1/X [(X↔M CM SCI FLT Μ÷ MS MX M-

> CA CE/C

Algebraic

sin-1 cos-1 TAN-1 →DEG ∗RAD SIN COS ړx 10^X P→R R→P LOG STO 1/X R↓ M÷ X⊶M CM EE MR MX M-CF CA

absolute maximum ratings

Voltage at Any Pin Relative to VSS (All Other Pins Connected to VSS)

VSS +0.3V to VSS -12V

Ambient Operating Temperature Ambient Storage Temperature

0°C to +70°C -55°C to +125°C 300°C

Lead Temperature (Soldering, 10 seconds)

dc electrical characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $7.9\text{V} \le \text{V}_{SS} - \text{V}_{DD} \le 9.5\text{V}$ unless otherwise stated

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage (VSS - VDD)		7.9		9.5	V
Operating Supply Current (IDD)	$V_{SS} - V_{DD} = 9.5V$, $T_A = 25^{\circ}C$,		10		
	(Excluding Outputs)		12	18	m A
Osc. Input Voltage Levels				'	1.
Logic High Level (VIH)	$V_{SS} - V_{DD} = 7.9V$				
Logic Low Level (VIL)	$V_{SS} - V_{DD} = 7.9V$ $V_{SS} - V_{DD} = 9.5V$	V _{SS} -1.0		1	\ \ \
Osc. Input Resistance To VSS	V 55 — V DD — 9.5 V	1		V _{DD} +1.5	\ \ \ \
· · · · · · · · · · · · · · · · · · ·			3		kΩ
K1–K4	(For Keyboard)				
Input Voltage Levels					i
Logic High Level (VIH)	$V_{SS} - V_{DD} = 7.9V$	V _{SS} -3.2		VSS	V
	$V_{SS} - V_{DD} = 9.5V$	V _{SS} -4.5		VSS	V
Logic Low Level (V _{IL})				V _{DD} +1.5	V
K1-K4 Input Current Levels	(Through Keyboard)				1
Input High Level (IIH)	V _{IH} = V _{SS} - 3.2V			-350	μΑ
D03 Input Voltage Levels				330	"
Logic High Level (V _{IH})	$7.9V \le V_{SS} - V_{DD} < 9.5V$	Vac 25	ļ		5
Logic Low Level (V.IL)	$V_{SS} - V_{DD} = 7.9V$	V _{SS} -3.5			V
	V _{SS} - V _{DD} = 9.5V			V _{DD} +2.5	V
SI and Sync Input Voltage Levels	55 - 55 5.00			V _{DD} +3.0	V
Logic High Level (V ₁ H)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			-	
Logic Low Level (VIL)	V _{SS} - V _{DD} = 7.9V	V _{SS} -1.2		1.	V
	$V_{SS} - V_{DD} = 7.9V$			V _{SS} -4.0	V
D01, D02, D04 Output Voltage					
Levels (Encoded Digit)					
Logic High Level (VOH)	$R_L = 150 \text{ k}\Omega$	V _{SS} -1.0		VSS	· V
Logic Low Level (VOL)	$IOL = 3 \mu A$	VDD		V _{DD} +0.5	V
Logic High Level Current (IOH)	$V_{SS} - V_{DD} = 7.9V$	· · ·			
	VOH = V _{DD} + 1.5V			-260	μΑ
D03 Output Voltage Levels					
Logic High Level (VOH)	R _L = 150 kΩ	V _{SS} -1.0		VSS	V
Logic Low Level (VOL)	ΙΟΓ = 3 πΑ	V _{DD}		V _{DD} +0.5	v
Logic High Level Current (IOH)	Battery Low "OFF", from DS8664	-	1,0		•
	VOH = V _{DD} + 3V				Egra (
	$V_{SS} - V_{DD} = 9.5V$	-1.3		-0.3	mA
	V _{OH} = V _{DD} + 2.5V				
a de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	$V_{SS} - V_{DD} = 7.9V$	-1.0		-0.4	mA
*.	Battery Low "ON", from DS8664	-			******
	$V_{OH} = V_{SS} - 3V$				
	$V_{SS} - V_{DD} = 7.9V$			-0.3	mA
	$V_{OH} = V_{SS} - 3V$		İ	1	
	$V_{SS} - V_{DD} = 9.5V$		İ	-0.4	mΑ
a—Sg and Sp Output Current Levels					
Logic High Level Current (IOH)	V _{OH} = V _{DD} + 3V	-20	-10	-5	•

dc electrical characteristics (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Sync Output Voltage Levels	(With Load and Driver to V_{DD}) $V_{SS} - V_{DD} = 7.9V$	* *				
Logic High Level (VOH) Logic Low Level (VOL)	I _{OH} = -100 μA I _{OL} = 15 μA	V _{SS} -0.5 V _{DD}		Vss V _{DD} +3.7	V V	
F1, F2, F3 Output Voltage Levels Logic High Level (VOH) Logic Low Level (VOL)	I _{OH} = -30 μA I _{OL} = 3 μA	V _{SS} -1.5		V _{DD} +1.0	`.	
BLK Output Voltage Levels Logic High Level (VOH) Logic Low Level (VOL)	I _{OH} = -0.5 mA I _{OL} = 5 μA	V _{SS} -1.5		V _{DD} +1.0	V V	
Keyboard Key Resistance (RKEY) (INB, K1-K4, F1-F3)	LED Display Interface			200	Ω	

ac electrical characteristics $0^{\circ}C \le T_{A} \le +70^{\circ}C$, $7.9V \le V_{SS} - V_{DD} \le 9.5V$ unless otherwise stated

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Osc. Input Frequency		320		400	kHz
Osc. Duty Cycle (Figure 2)		46	56	66	%
Osc. Input	$C_L = 25 \text{ pF}, R_L = 6 \text{ k}\Omega$			350	ns
Rise Time (t _r) Fall Time (t _f)	RC = $0.15 \mu s$			50	ns
K1-K4, D03					
Input Timing tSK		1.75			μs
tLK		1.0			μs
BLK Output Timing	_	1 2 2 2		4.4	μs
t _{pdBLK} trb	$C_{LOAD} = 50 pF$ $C_{LOAD} \le 20 pF$	0.3		4.4	μs
F1, F2, F3 Output Timing	C _{LOAD} = 100 pF			4.4	μs
^t pdf					1
Sync Output Timing Interval (tg, Bit Time)	(For On-Chip Oscillator)	8.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	30	μs
tpdsL	C _L = 250 pF	0.1 0.1		1.65 1.25	μs μs
t _{pds} H tHS		0.1		0.8	μs
D01, D02, D03, D04 Output	C _L = 100 pF (D01-D04)				
Timing	C _L = 250 pF (S0)	0.5		4.0	μs
$_{\rm pd}^{\rm tpd}$ S _a -S _g , S _p Output Timing (t _{pdSEG})				6.0	μs
Interdigit Blanking Time (T1)				7.5	μ

functional description

REGISTER CONFIGURATION

The user has access to 5 registers designated X, Y, Z, T, and M. X is the display and entry register and the bottom of an "operational" stack that includes Y, Z and T. M is an independent user-addressable memory register that can be stored, recalled, added, multiplied, subtracted or divided with X. In the algebraic mode, Z and T are used as parenthesis registers.

All registers contain 8 mantissa digits with sign and 2 exponent digits with sign.

DISPLAY CONFIGURATION

The X-register is always displayed and shown as 8 digits of mantissa with sign and 2 digits of exponent with sign. Numbers are entered left justified with trailing zeros suppressed.

DISPLAY FORMAT

Floating point display output format is "F", "•". If X is greater than 99999999. or less than .1, the display is in scientific notation.

By pressing "F", "EE" all results are displayed in scientific notation.

READY SIGNAL OPERATION

Output F1 of the MM57103 can be used as a "ready signal" to indicate calculator status. It can be useful in providing synchronization information during testing and if used with other logic.

When the calculator is in the "idle state" and ready to accept a key, F1 is high (near VSS). It remains high until a key is depressed and accepted, then goes low. It goes low until the calculator is complete then goes high again to indicate that a new key may be entered.

KEYBOUNCE AND NOISE REJECTION

When a key is depressed, a time-out is started. A key is accepted as valid if it remains depressed for approximately 12 ms. The key must be released for at least 12 ms before a new key can be entered.

ERROR CONDITIONS AND INDICATION

In the event of an illegal operation, the calculator will display "Error" and X will be cleared. Any key depressed after an error will use X=0 for the next operator. Table I summarizes results and operations that will give an error indication.

RANGE ACCURACY AND SPEED

All functions work over the full mathematically allowable range as defined by the error conditions.

All functions take less than 1 second and are accurate to 8 digits.

ALGEBRAIC OR RPN SELECTION

Connect pin 5 (INB) to V_{DD} to select algebraic mode. Connect to V_{SS} to select RPN mode.

TABLE I. Results and Operations Resulting in an Error Indication

Results > 9.9999999 \times 1099 Results < 1 \times 10⁻⁹⁹ Division by 0 LOG, LN < 0 TAN, SIN, COS > 9000° TAN 90°, 270°, etc. SIN⁻¹, COS⁻¹ > 1 or \le 10⁻⁵⁰ \sqrt{X} < 0 More than two open parentheses without a close More close parentheses than open




FIGURE 1. User Register Configuration

functional description (Continued)

KEY OPERATIONS

Clear Key "C"

- a) In RPN mode: Pushes down stack and clears T. Four "C" depressions will clear a completely full stack
- b) After "F": Clears all registers including the memory
- c) In algebraic mode after number key: Copy Y to X
- d) In algebraic mode after function key: Clears all modes and X, Y, Z and T

Number Keys, "0" ~ "9", "•"

- a) In RPN mode after any function key except "EN": Clears X and enters number left justified to X
- b) After any number key: Enters next digit into X. All entries after eighth are ignored
- c) After "EE": Enters number to exponent. Last 2 entries are used
- d) After "EN": Clears X and enters number in X
- e) In algebraic mode, after function key: Clears X and enters number

Change Sign Key, "CS"

- a) After "EE": Change sign of exponent of X
- b) After any other key: Changes sign of X mantissa

Coordinate Conversion Key, "R ↔ P"

a) Converts contents of X and Y in rectangular coordinates to polar coordinates:

$$\sqrt{X^2 + Y^2}$$
 to Y

- TAN-1 Y/X to X
- b) After "F": (P → R): Converts contents of X and Y in polar coordinates to rectangular coordinates:

Y SIN X
$$\rightarrow$$
 Y (Ω SIN 0)
Y COS X \rightarrow X (Ω COS 0)

Square Root/Square Key, "\(\sqrt{X}/X^2\)"

- a) Square root of X to X
- b) After "F": (X2) X-squared to X

Reciprocal/"1/x"

Reciprocal of X to X

Power Key "YX"

- a) In RPN mode: Computes YX power, pushes down stack, clears T
- b) In algebraic mode, not in chain mode: Copy X to Y, set YX chain mode
- c) In algebraic mode, in chain mode: Perform the specified function of X and Y, putting the result to both X and Y, set YX chain mode

Enter Key, "EN"

- a) Pushes up stack, retains X
- b) After F: (CF) resets F mode

Second Function Key, "F"

Sets F mode

Memory Store/Clear "MS/"MC"

- a) Copy X to memory
- b) After F: (CM) clear memory

Memory Recall/Exchange Memory "MR/X-M"

- a) In RPN mode: Pushes up stack, recall memory to X
- b) In algebraic mode: Recall X to M
- c) After F: Exchange X and M

Enter Exponent Key, "EE"

Sets enter exponent mode, displaying 00 in exponent position.

Stack Rotate Key "ROLL", RPN Only

Rolls stack down

Exchange Key, "X ↔ Y"

Exchanges X and Y

Common Log Key, "LOG/10X"

- a) Common logarithm of X to X (base 10)
- b) After "F": (10X) 10X to X

Natural Log Key, "LN/eX"

- a) Natural logarithm of X to X (base e)
- b) After "F": (eX) eX to X

Trigonometric Keys, "SIN, COS, TAN"

- a) Replaces the decimal angle in X with the indicated trigonometric function
- b) After F: (SIN-1, COS-1, TAN-1) Replaces X with the decimal angle of the indicated inverse trigonometric function

The Four Function Keys, "+, -, X, +", In RPN Mode

- a) Add key, "+": Y + X → X Subtract key, "-": $Y - X \rightarrow X$ Multiply key, "X": $Y \times X \rightarrow X$ Divide key, " \div ". Y/X \rightarrow X Then push down stack and clear T $0 \rightarrow T \rightarrow Z \rightarrow Y$
- b) After F: +: X + M to M
 - —: M X to M
 - X: M x X to M
 - ÷: M/X to M

functional description (Continued)

The Four Function Keys, "+", "-", "X", "÷", In Algebraic Mode

- a) If not in chain mode: Copy X to Y, set the specified chain mode
- b) After "+, -, X, +" key: Copy X to Y, set chain mode
- c) In chain mode: Perform the specified function of X and Y putting the result to X and Y, set the specified chain mode
- π Key, " π "
- a) In RPN mode: Pushes up stack enter π to X (3.1415927)
- b) In algebraic mode: Enter π to X

Degree to Radian Key, "D → R"

- a) Converts X in degrees to radians X = $Xo/180 \times \pi$
- b) Converts X in radians to degrees $X = X_0/\pi \times 180$

Equal Key, "="

 a) In chain mode: Perform the specified function of X and Y putting the result to X and save the last number displayed in Y, set the constant mode

- b) In constant mode: Perform the specified function of X, Y putting the result in X
- c) After F: (CF) reset F mode

Open Parenthesis, "[("


Copy Z to T, copy X to Z; copy P1 mode to P2 mode; copy the calculator mode to P1 mode, reset calculator mode


Close Parenthesis ")] ", Algebraic Mode

- a) In chain mode: Perform the specified function of X, Y putting the result to X. Copy Z to Y, copy T to Z, clear T2. Copy P2 mode to P1 mode, copy P1 mode to the calculator mode, reset P2 mode
- b) Not in chain mode: Z to Y, T to Z, clear T, P1 mode to calculator mode, P2 mode to P1 mode, reset P2 mode


summary


Stack Operations in RPN Mode







ROLL







Operations Using Memory(s)







8



switching time waveforms




FIGURE 2(a). Input/Output Timing Diagram




FIGURE 2(b). Input/Output Timing Diagram

keyboard matrix connection table

SWITCH	DIGIT TIMING STATE									
INPUTS	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5
K1		н	+	С	•	0	3	2	1	
К2		x		9	8	7	6	5	4	2
К3	M+	[(÷)]	%	Σ+	cs	EE	MS	MR.
K4	F	D.MS	R→P	TAN	cos	SIN	√	1/X	LOG	LN

MM57104 scientific calculator circuit

general description

The MM57104 features the most essential and desirable scientific functions microprogrammed onto a single economical MOS/LSI device. Use of a 9-digit display with a 5-digit mantissa plus sign and a 2-digit exponent plus sign is featured even though internal numbers use a full 8-digit mantissa for accuracy. Low system cost without sacrificing features has been achieved with the MM57104; direct operation from an inexpensive throw-away 9V battery, eliminating the need for a dc/dc converter, minimal cost 23-position keyboard and a standard 9-digit low cost LED display. National's built-in reliability and rugged 24-lead DIP add further to the MM57104's total system efficiency.


features

- Enters ±9.9999999 x 1099 to ±1 x 10-99
- 9-position display: 5-digit mantissa plus sign and 2-digit exponent with sign

- Left justified entry with trailing zero suppression
- Selectable Reverse Polish Notation (RPN) or Algebraic notation with 2 levels of parentheses
- Arithmetic functions: +, -, X, ÷, 1/X, \sqrt{X} , X^2
- Constant operations in algebraic mode
- Power function: YX
- Logarithmic functions: LN X, LOG X, e^x, 10^x
- Trigonometric functions: SIN, COS, TAN, SIN⁻¹, COS⁻¹, TAN⁻¹
- Full-function, addressable memory
- 4-register working stack with ROLL capability (RPN) or EQUAL with 2 levels of parentheses (algebraic)
- \blacksquare π , change sign, clear, clear-all and exchange
- Auto power-on clear
- Degree/radian conversion
- Two output modes: floating or scientific

sample keyboards

Algebraic MS \sqrt{X} RAD→DEG MR [()] SCI FLT DEG → RAD F EE +/-÷ ARC аX 1/X π 8 9 χ TAN LOG 10X M-6 cos LN eХ M+ 2 3 SIN X ↔ Y CA CF CE/C



absolute maximum ratings

Voltage at Any Pin Relative to VSS
(All Other Pins Connected to VSS)
Ambient Operating Temperature
Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds)

 V_{SS} +0.3V to V_{SS} -12V

0°C to +70°C -55°C to +125°C 300°C


dc electrical characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $7.9V \le V_{SS} - V_{DD} \le 9.5V$ unless otherwise stated

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage (VSS - VDD)		7.0		9.5	٧
Operating Supply Current (IDD)	$V_{SS} - V_{DD} = 9.5V$, $T_A = 25^{\circ}C$		12	18	mA
Operating Supply Garront (196)	(Excluding Outputs)				
K1-K4					
Input Voltage Levels					
Logic High Level (VIH)	V _{SS} – V _{DD} = 7.9V	V _{SS} -3.2		VSS	٧
	V _{SS} - V _{DD} = 9.5V	V _{SS} -4.5		VSS	, V
Logic Low Level (VIL)				V _{DD} +1.5	7. V
K1-K4 Input Current Levels	(Through Keyboard)				
Input High Level (IIH)	$V_{1H} = V_{SS} - 3.2V$			-350	μΑ
D01, D04 Output Voltage					
Levels (Encoded Digit)					
Logic High Level (VOH)	$R_1 = 150 \text{ k}\Omega$	V _{SS} -1.0		VSS	V
Logic Low Level (VOL)	$I_{OL} = 3 \mu A$	VDD		V _{DD} +0.5	· V
Logic High Level Current (IOH)	V _{SS} – V _{DD} = 7.9V				
	V _{OH} = V _{DD} + 1.5V			-260	μΑ
Sa-Sq and Sp Output Current Levels					
Logic High Level Current (IOH)	V _{OH} = V _{DD} + 3V				
Open Drain Outputs		-20	-10	: − 5.	. mA
Sync Output Voltage Levels	(With Load and Driver to VDD)				
	V _{SS} - V _{DD} = 7.9V				
Logic High Level (VOH)	I _{OH} = -100 μA	V _{SS} -0.5		Vss	V
Logic Low Level (VOL)	I _{OL} = 15 μA	VDD		V _{DD} +3.7	V
F1 Output Voltage Levels					
Logic High Level (VOH)	ΙΟΗ = -30 μΑ	V _{SS} -1.5			V
Logic Low Level (VOL)	Ι _{ΟL} = 3 μΑ			V _{DD} +1.0	. · · · · · · · · · · · · · · · · · · ·
Osc. Output Current Levels	(Output with Load to VDD)				
Logic High Level Current (IOH)	V _{OH} = V _{DD} + 1.5V			-1.0	m/A
Logic Low Level Current (IOL)	$V_{OL} = V_{DD} + 0.5V$	3.0			μΔ
Keyboard Key Resistance (RKEY)		,			
(K1-K4)	LED Display Interface			200	Ω

ac electrical characteristics $0^{\circ}C \le T_{A} \le +70^{\circ}C$, $7.9V \le V_{SS} - V_{DD} \le 9.5V$ unless otherwise stated

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Osc. Output Frequency		130	-	450	kHz
Osc. Duty Cycle (Figure 2)		33	56	68	%
K1-K4, INB Input Timing					
^t SK		1.75			μs
tLK		1.0			μs
F1 Output Timing	C _{LOAD} = 100 pF			4.4	μs
^t pdf					
Sync. Output Timing					
Interval (tg, Bit Time)		8.8		30	μs
^t pdsL	CL = 250 pF	0.1		1.65	μs
^t pdsH		0.1		1.25	μs
tHS		0.1		0.8	μs
D01, D04 Output Timing	$C_L = 100 pF (D01-D04)$				
	$C_L = 250 pF (S0)$	1.			
^t pd		0.5		4.0	μs
Sa-Sg, Sp Output Timing (tpdSEG)			* .	6.0	μs
Interdigit Blanking Time (T1)			-	7.5	μs

connection diagram



See Package 22

functional description

REGISTER CONFIGURATION

The user has access to 5 registers designated X, Y, Z, T, and M. X is the display and entry register and the bottom of an "operational" stack that includes Y, Z and T. M is an independent user-addressable memory register that can be stored, recalled, added, multiplied, subtracted or divided with X. In the algebraic mode, Z and T are used as parenthesis registers.

All registers contain 8 mantissa digits with sign and 2 exponent digits with sign.

DISPLAY CONFIGURATION

The X-register is always displayed and shown as 8 digits of mantissa with sign or 5 digits of mantissa with sign and 2 digits of exponent with sign. Numbers are entered left justified with trailing zeros suppressed.

DISPLAY FORMAT

Floating point display output format is "F", "CS". If X is greater than 99999999. or less than 0.001, the display is in scientific notation.

By pressing "F", "EE" all results are displayed in scientific notation.

READY SIGNAL OPERATION

Output F1 of the MM57104 can be used as a "ready signal" to indicate calculator status. It can be useful in providing synchronization information during testing and if used with other logic.

When the calculator is in the "idle state" and ready to accept a key, F1 is high (near VSS). It remains high until a key is depressed and accepted, then goes low. It goes low until the calculator is complete then goes high again to indicate that a new key may be entered.

KEYBOUNCE AND NOISE REJECTION

When a key is depressed, a time-out is started. A key is accepted as valid if it remains depressed for approximately 12 ms. The key must be released for at least 12 ms before a new key can be entered.

ERROR CONDITIONS AND INDICATION

In the event of an illegal operation, the calculator will display "Error" and X will be cleared. Any key depressed after an error will use X=0 for the next operator. Table I summarizes results and operations that will give an error indication.

RANGE ACCURACY AND SPEED

All functions work over the full mathematically allowable range as defined by the error conditions.

All functions take less than 1 second and are accurate to 8 digits.

ALGEBRAIC OR RPN SELECTION

Leaving pin 17 (INB) open selects algebraic. Connect pin 17 to V_{SS} to select RPN.

TABLE I. Results and Operations Resulting in an Error Indication

Results > 9.9999999 \times 10⁹⁹ Results < 1 \times 10⁻⁹⁹ Division by 0 LOG, LN < 0 TAN, SIN, COS > 9000°: TAN 90°, 270°, etc. SIN⁻¹, COS⁻¹ > 1 or \le 10⁻⁵⁰ $\sqrt{\times}$ < 0 More than two open parentheses without a close More close parentheses than open




FIGURE 1. User Register Configuration

functional description (Continued)

KEY OPERATION

Clear Key, "C"

- a) In RPN mode: Pushes down stack and clears T. Four "C" depressions will clear a completely full stack
- b) After "F": Clears all registers including the memory
- c) In algebraic mode after number key: Copy Y to X
- d) In algebraic mode after function key: Clears all modes and all registers except M

Number Keys, "0" ~ "9", "."

- a) In RPN mode after any function key except "EN": Copies X to Y and clears X and enters number left justified to X
- After any number key: Enters next digit -> X. All entries after eighth are ignored
- c) After "EE": Enters number to exponent. Last 2 entries are used
- d) After "EN": Clears X and enters number in X
- e) In algebraic mode, after function key: Clears X and enters number

Change Sign Key, "CS"/"FLT"

- a) After "EE": Change sign of exponent of X
- b) After "F": Set floating point mode
- c) After any other key: Changes sign of X mantissa

"F" "9" Reciprocal/"1/X"

Reciprocal of X to X

"F" "8" Power Key, "YX"

- a) In RPN mode: Computes Y^X power, pushes down stack, clears T
- b) In algebraic mode, not in chain mode: Copy X to Y, set Y^X chain mode
- c) In algebraic mode, in chain mode: Perform the specified function of X and Y, putting the result to both X and Y, set Y^X chain mode

Enter Key, "EN", RPN Only

- a) Pushes up stack, retains X
- b) After F: (CF) resets F mode

Second Function Key, "F"

Sets F mode

Memory Recall/Memory Store, "MR/MS"

- a) In RPN mode: Pushes up stack, recall memory to X
- b) In algebraic mode: Recall X to M
- c) After F: Copy X to M

Enter Exponent/Scientific Notation Key, "EE"/"SCI"

- a) Sets enter exponent mode, displaying 00 in exponent position
- b) After F: Set calculator to scientific notation

" X^2 "/" $\sqrt{}$ " Key, RPN Only

- a) X squared to X
- b) After F: Square root of X to X

Stack Rotate Key "ROLL"/"DEG" Key, RPN Only

- a) Rolls stack down
- b) After F: Convert radians to degrees

"F", "•" Exchange Key, "X↔Y"

Exchanges X and Y

"F", "5" Common Log Key

Common logarithm of X to X (Base 10)

"F" "6" 10X Key

10X to X

"F" "2" Natural Log Key

Natural logarithm of X to X (base e)

"F" "3" eX Key

eX to X

Trigonometic Keys, "F" "0", "F" "1", "F" "4" "SIN", COS, TAN"

- a) Replaces the decimal angle in X with the indicated trigonometric function
- b) After ARC: (SIN⁻¹, COS⁻¹, TAN⁻¹), replaces X with the decimal angle of the indicated inverse trigonometric function

The Four Function Keys, "+, -, X, +", In RPN Mode

- a) Add key, "+": Y + X → X
 Subtract key, "-": Y X → X
 Multiply key, "X": Y x X → X
 Divide key, "÷": Y/X → X
 Then push down stack and clear T
 0 → T → Z → Y
- b) After F: +: X + M to M

-: M - X to M

 $X: \pi \text{ to } X$

÷: Convert X from degrees to radians

functional description (Continued)

The Four Function Keys, "+", "-", "X", "+", In Algebraic Mode

- a) If not in chain mode: Copy X to Y, set the specified chain mode
- b) After "+, -, X, +" key: Copy X to Y, set chain mode
- c) In chain mode: Perform the specified function of X and Y putting the result to X and Y, set the specified chain mode

"F" "7" ARC Key

Set ARC mode

Equal Key "=", Algebraic Mode Only

- a) In chain mode: Perform the specified function of X and Y putting the result to X' and save the last number displayed in Y, set the constant mode
- b) In constant mode: Perform the specified function of X, Y putting the result in X
- c) After F: (CF) reset F mode

Open Parenthesis, "[(", Algebraic Mode Only


- a) Copy X, T copy X to Z, copy P mode to P2 mode: Copy the calculator mode to P1 mode, reset calculator mode
- b) After F: Square root of X to X

Close Parenthesis ")]", Algebraic Mode Only

- a) In chain mode: Perform the specified function of X, Y putting the result to X. Copy Z to Y, copy T to Z, clear T2. Copy P2 mode to P1 mode, copy P1 mode to the calculator mode, reset P2 mode
- b) Not in chain mode: Z to Y, T to Z, clear T. P1 mode to calculator mode, P2 mode to P1 mode, reset P2 mode
- c) After F; Convert radians to degrees


summary

Stack Operations in RPN Mode




summary (Continued)

Stack Operations in RPN Mode (Continued)




Operations Using Memory (s)



Example Showing Parenthesis Registers and Modes in Algebraic Mode

$$6 \times (2^{(8-5)} + 2)$$

	×	Y & MODE	P1 Z & MODE	P2 T & MODE
6	6			
X	6	6x		
(6	6	6x	
2	2	6	6×	
FYX	2	2Y ^X	6×	
. (2	2	2YX	6x
8	8	2	2YX	6x
_	8	8	2Y ^X	6x
5	5	8	2Y [×]	6x
)	3	2Y ^X	6x	
+	8	8+	6x	
2	2	8+	6x	
)	10	6x		
= '	60	10x (consta	int)	



system interconnection diagram

switching time waveforms





FIGURE 2(a). Input/Output Timing Diagram



Calculators



MM57123 business/financial calculator circuit

general description

The single-chip MM57123 Business and Financial Calculator was developed using a metal-gate, P-channel enhancement and depletion-mode MOS/LSI technology with low end-product cost as a primary objective. A complete calculator as shown in Figure 1 requires only the MM57123, a keyboard, digit driver, LED display, 9V battery and appropriate hardware.

Keyboard decoding and key debounce circuitry, all clock and timing generation and 7-segment output display encoding are included on-chip and require no external components. Segments can usually be driven directly from the MM57123, as it typically sources about 8.5 mA of peak current.

An internal power-on clear circuit is included that clears all registers, including the memory, when VDD and VSS are initially applied to the chip.

Trailing zero suppression allows convenient reading of the left justified display, and conserves power; typical current drain of a complete calculator displaying five "5's" is 30 mA. Automatic display cutoff is also included: if no key closure occurs for approximately 35 seconds, all numbers are blanked and all decimal points are displayed.

The Ready output signal is used to indicate calculator status. It is useful in providing synchronization information for testing or applications where the MM57123 is used with other logic or integrated circuits; e.g., with the MM5765 Programmer (Figure 3).

Twenty-two dual-function keys are arranged in a threeby-nine matrix as shown in Figure 1. There are the standard four-function keys (+, -, x, \div), Change Sign, Exchange X and Y, Percent, \sqrt{x} , Power, four accumulating memory control keys, plus 12 unique business or financially oriented computation keys; an automatic constant feature is also included.

The MM57123 is physically and electrically compatible with the MM5767 slide-rule calculator IC so that two different models can be produced using the exact same components, even the keyboard; only the keyboard overlay need be changed to show respective keystroke functions.


The user has access to six registers designated X, Y, A, I, N and M. The X-register is used for keyboard entry and display. The Y and A-registers are used in multiply/ divide and add/subtract calculations, respectively. Interest values are held in the I-register and the N-register stores the number of time periods in financial calculations. M is an accumulating storage memory and is completely independent of the others.

Data is entered into the calculator in floating point business notation. All entries and results are displayed as floating point, left justified with insignificant zeros to the right of the decimal point suppressed.

features

- Complete business and financial capability
 - Arithmetic functions: +, -, x, ÷
 - Power function: YX (power)
 - Live percent
 - Sum-of-digits capability for computing depreciation or "Rule of 78's" loan costs
 - Financial functions:
 - "N" keys enter number of periods
 - ▲ "I" keys enter interest rate per period
 - "AMT" key enters given amount
 - "INT" keys compute PV or FV (compound interest)
 - "SAV" keys compute deposit or sinking fund
 - "LOAN" keys compute payment or loan amounts
- Accumulating memory
- Automatic constant
- Convenient business (adding machine) entry notation
- Eight full digits
- Power-on clear
- Automatic display cutoff

keyboard outline



*Optional

absolute maximum ratings

Voltage at Any Pin Relative to VSS (All other pins connected to VSS). Ambient Operating Temperature

VSS + 0.3V to VSS - 12V

0°C to +70°C -55°C to +150°C 300°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

operating voltage range


 $6.5 V \le V_{SS} - V_{DD} \le 9.5 V$ VSS is always defined as the most positive supply voltage

dc electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (IDD)	V _{DD} = V _{SS} - 9.5V, T _A = 25°C		8.0		mA
Keyboard Scan Input Levels					
(K1, K2, and K4)	$V_{SS} - 6.5V \le V_{DD} \le V_{SS} - 9.5V$	V _{SS} -2.5			
Logical High Level	V _{DD} = V _{SS} - 6.5V			V _{SS} -5.0	V
Logical Low Level	V _{DD} = V _{SS} - 9.5V			V _{SS} -6.0	· V
Digit Output Levels					
Logical High Level (VOH)	RLOAD = 3.2 kΩ to VDD				
and the second of the second	$V_{SS} - 6.5V \le V_{DD} \le V_{SS} - 9.5V$	V _{SS} -1.5		·	
Logical Low Level (VOL)	V _{DD} = V _{SS} - 6.5V			V _{SS} -6.0	V
	V _{DD} = V _{SS} - 9.5V			V _{SS} -7.0	, V
Segment Output Current	T _A = 25°C				
(Sa through Sg and Decimal Point)	$V_{OUT} - V_{SS} - 3.6V, V_{DD} = -6.5V$	-5.0	-8.5		mA
$(-1)^{-1} = (-1)$	V _{OUT} = V _{SS} - 5V, V _{DD} - 8V		-10.0		mA.
	V _{OUT} = V _{SS} - 6.5V, V _{DD} - 9.5V			-15.0	mA
Ready Output Levels					•
Logical High Level (VOH)	I _{OUT} = - 0.4 mA	V _{SS} -1.0			· V
Logical Low Level (VOL)	I _{OUT} = 10 μA			V _{DD} -1.0	٧

ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
World Time	(Figure 2)	0.32	0.75	2.0	ms
Digit Time	(Figure 2)	36	83	220	μς
Segment Blanking Time	(Figure 2)	2	4.5	14	μs
Digit Output Transition Time (tRISE and tFALL)	C _{LOAD} = 100 pF R _{LOAD} = 9.6 kΩ		2		μς
Keyboard Inputs High to Low Transition Time after Key Release	C _{LOAD} = 100 pF		4	,	μς
Ready Output Propagation Time Low to High Level (tpDH) High to Low Level (tpDL)	(Figure 4) CLOAD = 100 pF CLOAD = 100 pF	10		50 1	μs ms
Key Input Time-out Key Entry Key Release	(Figure 5)	2.8 5.1	7.0 12	18 32	ms ms
Display Cutoff Time (The time after the last valid key closure that all numbers will be blanked and all decimal points dis-		15	35	92	sec
played).					



Note 1: Display: Use NSA1198, NSA1298 or NSA0098.

Note 2: Driver: Use DS8864 or DS8873 (with low-battery indicator), or DS8855 or DS8872 (without low-battery indicator).

FIGURE 1. Complete Calculator Schematic




FIGURE 2. Display Timing Diagram




FIGURE 3. Low Cost Hand-Held Programmable Financial Computer Using the MM57123 Calculator and MM5765 Programmer

KEYBOARD BOUNCE AND NOISE REJECTION

The MM57123 is designed to interface with most low cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

A key closure is sensed by the calculator chip when one of the key inputs, K1, K3 or K4 are forced more positive than the Logical High Level specified in the electrical specifications. An internal counter is started as a result of the closure. The key operation begins after nine word times if the key input is still at a Logical High Level. As long as the key is held down (and the key input remains high) no further entry is allowed. When the key input changes to a Logical Low Level, the internal counter starts a sixteen word time-out for key release. During both entry and release time-outs the key inputs are sampled approximately every other word time for valid levels. If they are found invalid, the counter is reset and the calculator assumes the last valid key input state.

One of the popular types of low-cost keyboards available, the elastomeric conductor type, has a key pressure versus contact resistance characteristic that can generate continuous noise during "teasing" or low pressure key depressions. The MM57123 defines a series contact resistance up to 50 $k\Omega$ as a valid key closure, assuring a reliable interface for that type of keyboard.

AUTOMATIC DISPLAY CUTOFF

If no key is depressed for approximately thirty-five seconds, an internal automatic display cutoff circuit will blank all segments and display nine decimal points. Any key depression will restore the display without modifying the status of the calculator, use two Change Sign "+/-" key depressions.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state, the output is at a Logical High Level (near VSS). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is completed and the key entry is accepted as valid, then goes low as indicated in Figures 4 and 5. It remains at a Logical Low Level until the function initiated by the key is completed and the key is released. The low to high transition indicates the calculator has returned to an idle state and a new key can be entered.

ERROR INDICATION

In the event of an operating error, the MM57123 will display all zeros and all decimal points. The error indication occurs if division by zero is attempted or either a result or intermediate value exceeds 999999999.




FIGURE 4. Ready Timing




FIGURE 5. Functional Description of Ready Signal and Key Entry

The indication is cleared by depressing any key.

If an error results from a "+" or "–" key, the X-register is cleared and the last entry is saved in the A-register; all other registers are not effected. An error condition during "x" or " \div " operations clears X without changing any of the other registers.

Overflow as a result of the "POWER," "INT," "SAV" or "LOAN" keys clears the X-register and destroys the values in N, I and A. Y is not changed.

An attempt to raise a negative number to a power will cause the error indication to appear, the X-register will be cleared and the exponent will be stored in Y. The other registers are not changed.

Overflow as a result of "M+" destroys the value stored in M, clears X and displays the error indication. Calculations are immediately stopped and other registers are not cleared.

AUTOMATIC CONSTANT

The MM57123 retains as a constant the first factor of a multiplication calculation or the second factor of a division calculation, when that calculation is terminated by an "=" key or "%" key. Subsequent calculations using the stored constant are made by entering a number and operating upon it with the appropriate

terminator ("=," or "%" key). The Y-register is used to store the constant in the constant mode of operation.

The calculator automatically changes to the chain mode when an "x" or "÷" key occurs in the calculation. In the chain mode, the result of each "x" or "÷" key is stored in both X and Y-registers. A new entry replaces X without altering Y. At the completion of a chain calculation, the Y-register will contain the value used as first factor of the last multiply, or the latest entry if the last operation was a divide.

Table I summarizes the four modes.

KEY OPERATIONS

(Note: Register X is always displayed.)

Clear Entry Key, "CE"

Following a number entry or an "MR" key, it clears the X-register only (clear entry). Following any other key it clears registers X, Y and A.

Clear All Key, "CA"

Pressing "CA" once clears all registers including M (memory).

Number Entries

The first entry clears the X-register and enters the number into the LSD of X. Second through eighth entries (excluding a decimal point) are entered one digit to the right of the last number. The ninth, and subsequent entries are ignored, First entry after a "+", "-", "M+" or "M-" following a "+" or "-" key causes the number in the X-register to be transferred to the A-register before clearing and placing the new entry in X.

Decimal Point, "."

At the first depression of a number entry, it clears the X-register and places a point in the leftmost digit. If the previous key was a number, it enters a decimal point to the right of the last number entered. Following a "+", "-" or those keys preceding a "M+" or "M-" key, the X-register is transferred to A, cleared and a decimal point entered in the leftmost digit. The last decimal point depression in a single number entry is accepted as the valid point.

Change Sign Key, "+/-"

Changes sign of register X.

Addition Key, "+"

If the previous key was not a "+" or "-" key, the number in the A-register is added to the X-register, X is transferred to A, and the sum is stored in X. When the last key was a "+" or "-" key, the number in A is added to the number in X without destroying the value of A. The sum is stored in X.

Subtraction Key, "-"

If the previous key was not a "+" or "-" key, the number in the X-register is subtracted from the number in the A-register, X is transferred to A, and the difference is stored in X. When the last key was a "+" or "-" key, the number in A is subtracted from X without destroying the value of A. The result is stored in X.

Multiplication Key, "x"

If there has not been a "x" or "÷" key since the last terminator key ("=" or "%"), the value of the X-register is copied into the Y-register and the calculator is set to the chain multiply mode. In a chain calculation in which there has been an "x" key since the last terminator c "÷" key, X is multiplied by Y and the resulting product is stored in both X and Y; if a "÷" key has occurred since the last terminator or "x" key, depression of "x" will divide the Y-register by the X-register, with the quotient stored in both X and Y.

Division Key, "÷"

If there has not been an "x" or "\(\disp''\) key since the last terminator key ("\(\disp''\), or "\(\disp'''\), the value of the X-register is copied into the Y-register and the calculator is set to the chain divide mode. In a chain calculation, if an "x" key has occurred since the last terminator or "\(\disp''\) key, X is multiplied by Y and the product is stored in both X and Y; if a "\(\disp''\) key has occurred since the last terminator or "x" key, depression of "\(\disp''\) will divide the Y-register by the X-register, with the quotient stored in both X and Y.

TABLE I. Mode Summary

MODE	KEYS THAT SET MODE	DESCRIPTION (See Calculation Examples)
CONSTANT MULTIPLY	CE With calculator previously in chain multiply PWR SOD INT SAV LOAN	Depression of an "=" or "%" key will multiply the X-register by the Y-register and replace X with the product. Y remains unchanged.
CHAIN MULTIPLY	X Following a terminator or "÷" or "x" operation	Depression of an "=" or "%" key will multi- ply the X-register by the Y-register and place the product in X. Y remains unchanged.
CONSTANT DIVIDE	= With calculator previously % in chain multiply	Depression of an "=" or "%" key will divide the X-register by the Y-register and replace X with the quotient. Y is unchanged.
CHAIN DIVIDE	÷ Following a terminator or "÷" or "x" operation	Depression of an "=" or "%" key will divide the Y-register by the X-register, transfer X to Y, and place the quotient in X.

In the chain multiply mode, the value in the X-register is multiplied by the Y-register with the product stored in X. Register Y remains unchanged. In the chain divide mode, depression of "=" will divide Y by X, transfer X to Y, and place the quotient in X. If the calculator is in constant multiply, "=" will multiply X by Y, place the product in X and retain Y. For constant divide, the Xregister is divided by Y, the quotient is stored in X; Y is unchanged.

Percent Key, "%"

This key acts exactly like the "=" key except the value of X is copied into A, then divided by 100 before performing the required operation.

Square-root Key, "√"

Depression of this key will compute the square-root of the number contained within the X-register; no other registers are affected. The same results can be achieved by using the power "PWR" key (requires extra keystrokes) as shown in example 12; this allows producing a 20-key calculator (leaving off "CA" and " $\sqrt{}$ ") with no sacrifice in performance.

Function Key, "F"

Depression of this key shifts the entry scheme from a direct or "primary" function mode to the secondary function or "shift key" mode.

Memory Plus Key, "M+" (shift mode)

The number in the X-register is accumulated into the M-register. Registers X and A are not changed, so the repeat addition or subtraction conditions that existed before accumulation to memory are still valid.

Memory Recall Key, "MR" (shift mode)

Following "MR", the value of the M-register is copied into the X-register.

Power Key, "PWR" (shift mode)

When the calculator is in either the chain or constant multiply modes, depression of "PWR" raises the number in the Y-register to the power of the X-register and replaces X with the result. Thus, to raise two to the fifth power use the sequence: "2, X, 5, F, PWR." If the calculator is in the constant or chain divide modes, the value of Y is raised to the inverse of X power; i.e., the key sequence "5, ÷, 2, F, PWR" results in the calculation of 5 raised to the 1/2 power. The original value of X is retained in Y and register A is cleared. The calculator is set to the constant multiply mode. Results computed with the "PWR" key are rounded to five places.

Exchange Key, "EX" (shift mode)

The X and Y-registers are exchanged. No other registers are effected.

Interest Entry Keys "I" and "I/12" (shift mode)

"I" divides the number by 100 and stores the quotient in X and the I-register. "I/12" divides by 1200 and stores the quotient in both X and I; i.e., the interest will be compounded monthly.

Number of Periods Entry Keys, "N" and "12N" (shift mode)

The "N" key copies X directly into register N. The "12N" key multiplies X by 12; the product is stored in register N and displayed in X.

Amount Entry Key, "AMT" (shift mode)

The value of the X-register is copied into the Y-register. No other registers are effected.

"INT" (compound interest) Keys, "FV" and "PV" (shift mode)

The "INT-FV" key will compute future value: the sum of money available at the end of n periods from the present date (N-register) that is equivalent to the present amount (Y-register) with interest i (I-register). The "INT-PV" key will compute present value: the sum of money necessary today to accumulate the future amount contained in Y over n periods stored in N at the interest rate per interest period that is stored in I. Thus, to compute future value, simply enter i, n, and amount in any order and press "INT-FV". For present value, press "INT-PV". Registers Y, N and I are not altered; X is replaced by the computed value and register A is cleared. The calculator is set to the constant multiply mode.

Savings Deposit Keys, "SAV-PMT" and "SAV-FV" (shift mode)

The "SAV-PMT" key will compute the amount to be deposited at the end of each period in a sinking fund for the number of periods, n, contained in register N, at an interest rate, i, contained in register I, compounded each time period, to accumulate the desired amount, contained in register Y. The "SAV-FV" key will compute the amount in a sinking fund. The number in Y is deposited at the end of n time periods (N-register) at an interest rate per time period i (I-register), compounded each time period. Thus, to compute the required sinking fund deposit to accumulate a desired amount over a given period of time, enter i, n and the amount in any order using the "I," "N" and "AMT" keys, then "SAV-PMT". To find the amount in the sinking fund, simply enter i, n and the periodic amount of deposit and press "SAV-FV". Registers N, I or Y are not altered by the calculation, register A is cleared and register X contains the computed value. The calculator is set to the constant multiply mode.

Loan Installment Keys, "LOAN-PMT" and "LOAN-AMT" (shift mode)

The "LOAN-PMT" key will compute the end-of-period payment or receipt required over the number of time periods contained in the N-register at an interest rate per time period equal to the value in the I-register to support a loan equal to the amount stored in the Yregister. "LOAN-AMT" computes the amount that can be loaned for a given end-of-period payment stored in ${\sf Y}$ over the number of time periods contained in ${\sf N}$ at the interest rate per time period of I, compounded each time period. Thus, to compute the required installment on a given loan, enter the amount of the loan using the "AMT" key, the interest rate using "I" and the number of periods with "N", then press "LOAN-PMT". To compute how much can be borrowed given a fixed payment, enter the payment amount, number of periods and interest rate, then "LOAN-AMT". "AMT", "I", or "N" can always be entered in any order. Registers N, I or Y are not altered by the calculation; register A is cleared and register X will contain the computed value. The calculator is set to the constant multiply mode.

NOTE: in the above explanations, only "I" and "N" have been referenced for simplicity; these relate to interest per period ("I") and number of periods ("N"). In business sense, a period can be either one-month (i.e., interest compounded monthly) or one year (interest rate is compounded yearly, use the "I" key, if monthly, use the I/12 key. Correspondingly, the "N" key (for number of periods) should be used whenever "I" is used and 12N whenever I/12 is used. The only exception would be if the interest were given as monthly for a period of less than one year; in this case, use "I" and "N".

Sum-of-Digits Key, "SOD" (shift mode)

Following a "+" or "-" key, it transfers the number in register X to register A and computes a first sum-ofdigits depreciation on that number by multiplying it by the ratio of the number in the N-register to the sum-ofdigits of N. The result is stored in X; the difference between the initial and final values of X, the depreciable value, is stored in registers Y and A. N is decremented by one. (Therefore, to find depreciable value, simply use the "EX" key.) Subsequent depressions of the "SOD" key will compute successive depreciation and depreciable value amounts using the original value of N and present values stored in N and A. N is decremented by one after each computation. The number to be depreciated (or the loan amount in a "Rule of 78's" interest calculation) is always entered with a "+" or "-" key and the number of periods with the "N" key, without regard to key order. If the key preceding "SOD" is not "+" or "-," the sum-of-digits computation is performed on the number in the A-register without the number in X first being transferred to A. Calculator mode is set to constant multiply.

examples

1. Addition or Subtraction 2.0 3.2 -12.3

KEYS	DISPLAY	COMMENTS
2	2	
+	2.	
3	3	
	3.	
2	3.2	
+	5.2	
1	1	
2	12	
	12.	
3	12.3	
	−7.1	Note adding machine notation

2. Repeat Add or Subtract

KEYS 3	DISPLAY 3	COMMENTS
	3.	
1	3.1	
+	3.1	
+	6.2	
+	9.3	
	6.2	

3. Chain Multiplication or Division

	KEYS	DISPLAY	COMMENTS
a)	1	1	
	×	1.	
	2	2	
	X	2 2. 3	
	3	3	
	•	3.	
	1	3.1	
	x	6.2	
	4	4	
		4.	
	2	4.2	
	=	26.04	
b)	1	1	
	0	10	
	÷ 2 ÷	10.	
	2	2 5.	
	÷		
	1	1	
	0.	10	
	÷ 2	.5	
		2	
	= .	.25	
٠.	_		
c)		2	
	0	20	
	X	20.	
	4	4	
	÷	80.	

examples (Continued)

8	8
÷	10.
7	7
x	1.4285714
4	4
= '	5.7142856

4. Constant Multiplication or Division

KEYS a) 3	DISPLAY 3	COMMENTS
x	3.	
2	.2	
= .	6	
4	4	
=	12.	First factor in constant multiply
5	5	
. ,	5.	
2	5.2	
_	15.6	
=	46.8	15.6 is re-entered and multiplied by constant
	_	
b) 5	5	
÷	5.	
2	2 2.5	
= '		
4	4	
=- '	2.	Second factor in
		constant divide
5	5	
	5.	
2	5.2	
=	2.6	
.=	1.3	2.6 is re-entered and divided by constant
		A CONTRACT OF THE PARTY OF THE

5. To Perform Products of Sums $(5+4) \times (3+2)/(6+7) = ?$

KEYS	DISPLAY	COMMENTS
5	5	
+	5.	
4	4	
+	9.	
x	9.	Chain multiply mode is set
3	3	
+	3.	
2	2.	
+	5.	
÷	45.	(5+4)x(3+2) is execu- ted
6	6	
+	6.	
7	7	
+ .	13.	
=	3.4615384	45 ÷ (6+7) is executed

6. Calculate Percentage

KEYS	DISPLAY	COMMENTS
3	3	
0	30	
0	300	
	300.	
2	300.2	
5	300.25	
x	300.25	
5	5	
%	15.0125	"Live %" key

7. Perform Add On and Discount

,	KEYS	DISPLAY	COMMENTS
a)	Add-On: \$125	plus 5%	
	1	1	
	2	12.	
	5	125.	
	x .	125.	
	5	5	
	%	6.25	5% of 125 is displayed
	+	131.25	125+5% is displayed
b)	Discount: \$53	32.10 by 6%	
	5	5	
	3	53	
	2	532 ,	
		532.	
	1	532.1	
	×	532.1	
	6	6	
	%	31.96	6% of 532.1 is display-

8. Perform Change Sign

KEYS	DISPLAY	COMMENTS
1	1.	_
2	12	∫Change sign does not
+/	-12	terminate entry.
3	-123	
	−123.	
+/-	123.	
5	123.5	
+/	-123.5	
6	-123.56	

500.174

532.1 - 6% is displayed

9. Perform Exchange Registers (X↔Y)

20

KEYS	DISPLAY	COMMENTS
a) 5	5	
×	5.	
3	3	
= ,	15.	5 is initially constant
	4.00	multiplier
4	4	
F, EX	5.	4 is now constant
		multiplier

examples (Continued)

b) 6	. 6	
÷	6.	
3	3	
F, EX	6.	Numerator and denom-
		inator are exchanged.
=	.5	

10. Accumulate in Memory, Recall and Clear Memory

	•	
KEYS a) 3	DISPLAY 3	COMMENTS
F, M+ 4	3	Accumulate in memory
F, M+ F, MR	4 7	Accumulate in memory Recall memory
F, MC	7	Clear memory
F, MR	0	Recall memory
b) 5	5	
+	5	
6	6	
+	11	
F, M+	11	Accumulate in memory
7	.7	
+	18	
F, M+	18	11+18 is accumulated in M
. +	25	Repeat add
3 2	3	
2	32	
2	32.	
	32.2	
+/-	-32.2	
F, M+	-32.2	29–32.2 is accumulated in M
9	9	
+ "	34	
F, MR	-3.2	Accumulated value of M is recalled
+	30.8	
F, MC	30.8	M is cleared
F, MR	0	M = 0

11. Raising a Number to a Power

KEYS	DISPLAY	COMMENTS
a) 2 ⁵ = 32		
2	2	
x	2	
х 5	5	
F, PWR	32	
b) 5 ^{1.5} = 11.18		
5	5	
x	5	
1	1	
•	1.	
5 '	1.5	
F, PWR	11.18.	Rounded to 5 digits; trailing zero is sup- pressed

c) $3^{-5} = 0.00$	M12	
3	3	
x	3	
5	5	
+/	-5	Change sign
F, PWR	.00412	Rounded to five digits

12. Calculating Roots

	KEYS	DISPLAY	COMMENTS	
a)	$2\sqrt{5} = 2.236$		O SIMILE (FIV	
ω,	5	5		
	÷	5		
	2	2		
	F, PWR	2.2361	Rounded to five digits	
b)	$3\sqrt{6} = 1.817$	1		
	6	6		
	÷	6		
	3	3		
	F, PWR	1.8171	Rounded to five digits	

financial examples

1. Future Value Compound Interest Computations

To find the accumulated amount in a savings account at the end of 9 years when a) \$2,500 is deposited at 5.25% interest compounded monthly, b) \$3,000, c) \$3,000 at 5% interest, d) \$3,000 at 5% interest for 10 years.

	KE 12	DISPLAY	COMMENTS
a)	9	9	Number of years
	F, 12N	108	Compounded monthly, stored in N
	5.25	5.25	
	F, I/12	.004375	Compounded monthly, stored in I
	2500	2500	Original deposit
	F, AMT	2500	Stored in Y
	F, INT-FV	4005.8665	Future value

b)	3000 F, AMT F, INT-FV	3000 3000 4807.0398	New deposit amount New deposit stored in Future value
c)	_	5	New interest rate
	F, I/12	.00416666	New interest rate
	F, INT-FV	4700.5347	stored in 1 Future value
d)	10	10	New number of years
	F, 12N	120	Compounded monthly stored in N
	F, INT-FV	4941.0234	Future value

Υ

2. Present Value Compound Interest Computations

To find the amount to be deposited to accumulate a) \$5,000 in 7 years at 4.5% interest compounded monthly b) \$10,000, c) \$10,000 in 7.5 years.

financial examples (Continued)

KEYS	DISPLAY	COMMENTS
a) 7 F, 12N	7 84	Number of years Compounded monthly,
		stored in N
4.5	4.5	Interest
F, I/12N	.00375	Compounded monthly, stored in I
5000	5000	Future value
F, AMT	5000	Future value stored in Y
F, INT-PV	3651.0957	Present value required
ь) 10000	10000	New future value
F, AMT	10000	Futue value stored in Y
F, INT-PV	7302.1914	Present value required
c) 7.5	7.5	New number of years
F, 12N	90	Compounded monthly, stored in N
F, INT-PV	7140.0271	Present value required

3. Savings Computations — Period Payments

DISPLAY

KEYS

To find the amount that a) must be deposited monthly in a savings account at an interest rate of 5.5% compounded monthly for 5 years to accumulate \$15,000, b) compounded, and deposited quarterly.

COMMENTS

a) 5.5 F, I/12	5.5 .00458333	Interest Compounded monthly, stored in I
5	5	Number of years
F, 12N	60	Compounded monthly, stored in N
15000	15000	Future value
F, AMT	15000	Future value stored in
1 , Aivi	10000	Y
F, SAV-PMT	217.7676	Monthly deposit
		required
b) 5.5	5.5	Interest
÷ 4	5.5	
	4	Compound quarterly
= '	1.375	
F, I	.01375	Quarterly interest stored in I
	_	
5	5	Number of years
X	5	
4	4	Compound quarterly
=	20	
F, N	20	Quarter periods, stored in N
15000	15000	Re-enter future value
F, AMT	15000	Future value stored in Y
F, SAV-PMT	656.7085	Quarterly deposit required

4. Savings Computations - Accumulated Value

To find the amount accumulated a) if \$100 is deposited at the end of each month for 6 years in a savings account

at an interest rate of 4.75%, compounded monthly, b) 7.5%, c) at 4.75% for 9 years.

KEYS	DISPLAY	COMMENTS
a) 4.75	4.75	Interest
F, I/12	.00395833	Compounded monthly,
		stored in I
6	6	Number of years
F, 12N	72	Compounded monthly, stored in N
100	100	Monthly payment
F, AMT	100	Monthly payment stored in Y
F, SAV-FV	8311.9301	Accumulated sinking
		fund
b) 7.5	7.5	New interest rate
F, I/12	.00625	Compounded monthly, stored in I
F, SAV-FV	9057.8807	Accumulated sinking
.,		fund
c) 4.75	4.75	New interest rate
F, I/12	.00395833	Compounded monthly,
.,.,.		stored in I
9	9	New number of years
F, 12N	108	Compounded monthly,
		stored in N
F, SAV-FV	13443.173	Accumulated sinking fund

5. Loan Computations - Monthly Payment

To find the monthly payments of a loan of \$5,000 paid over 5 years at an annual percentage rate of a) 18%, b) 12%, c) 7.5% for 10 years.

ŀ	(EYS	DISPLAY	COMMENTS
a) 1	18	18	Interest rate
	=, I/12	.015	Compounded monthly, stored in I
į	5	5	Number of years
. 1	F, 12N	60	Compounded monthly, stored in N
	5000	5000	Loan amount
İ	F, AMT	5000	Loan amount stored in Y
1	F, LOAN- PMT	126.9671	Monthly installment
b)	12	12	New interest rate
•	F, I/12	.01	Compounded monthly, stored in I
	F, LOAN- PMT	111.22225	New monthly install- ment
c)	7.5	7.5	New interest rate
-,	F, I/12	.00625	Compounded monthly, stored in I
	10	10	New number of years
	F, 12N	120	Compounded monthly, stored in N
	F, LOAN- PMT	59.35085	New monthly install- ment

financial examples (Continued)

6. Loan Computations - Loan Amount

To find the amount of a loan with monthly payments of \$125, and an interest rate of 9% for 3 years, b) 4 years, c) \$120 for 4 years.


7. Performing a Sum-of-Digits Depreciation

Find the depreciation and depreciable value for each year, on an item with an initial cost of \$3,500.00 and a salvage value at the end of 8 years of \$675.00.

				*		
	KEYS	DISPLAY	COMMENTS	KEYS	DISPLAY	COMMENTS
а	9	9	Interest rate	3500	3500	
	F, I/12	.0075	Compounded monthly,	+	3500	Enter initial value
			stored in I	675	675	Enter salvage value
	3	3	Number of years	_	2825.	Calculate change
	F, 12N	36	Compounded monthly,	. 8	8	
			stored in N	F, N	8.	Enter period in N
	125	125	Payment amount	F, SOD	627.77777	1st year depreciation
	F, AMT	125	Payment amount stored	F, EX	2197.2223	Depreciable value
			in Y	F, SOD	549.30557	2nd year depreciation
	F, LOAN-	3930.8485	Computed Ioan amount	F, EX	1647.9168	Depreciable value
	AMT			F, SOD	470.83396	3rd year depreciation
				F, EX	1177.0835	Depreciable value
b) 4	4	New number of years	F, SOD	392.36116	4th year depreciation
	F, 12N	48	Compounded monthly,	F, EX	784.7224	Depreciable value
			stored in N	F, SOD	313.88896	5th year depreciation
	F, LOAN-	5023.0982	Computed Ioan amount	F, EX	470.83344	Depreciable value
	AMT			F, SOD	235.41672	6th year depreciation
				F, EX	235.41672	Depreciable value
c)	120	120	New payment amount	F, SOD	156.94447	7th year depreciation
	F, AMT	120	New payment stored in	F, EX	78.47225	Depreciable value
			Υ	F, SOD	78.47225	8th year depreciation
	F, LOAN- AMT	4822.1742	Computed loan amount	F, EX	0.	Depreciable value

connection diagram

Dual-In-Line Package



Order Number MM57123N See Package 22



MM57135 scientific calculator ROM general description

The MM57135 Control ROM is programmed to perform the functions described when used with the MM5782 Processor and RAM chip. Complete electrical specifications and application data may be found in the MM5781 and MM5782 data sheet.

features


- \blacksquare Enters and displays $\pm 9.999999999 \times 10^{99}$ to $\pm 1 \times 10^{-99}$
- Calculates internally using 12 mantissa digits to insure all ten displayed digits are correct
- Left justified entry with trailing zero suppression
- Algebraic Notation with 2 levels of parentheses
- Arithmetic functions: $+, -, X, \div, 1/X, \sqrt{X}, X^2$
- Constant operations (second factor)

- Power function: Y^X
- Logarithmic functions: LN X, LOG X, e^X, 10^X
- Trigonometric functions: SIN, COS, TAN, SIN⁻¹, COS⁻¹, TAN⁻¹
- Compute in degrees, radians or gradian mode
- Rectangular/Polar conversions
- Degrees, minutes, seconds conversions
- 3 full-function, addressable memories
- Statistical functions: standard deviation and mean
- 2 display output modes: floating or scientific
- Factorial: n!
- Conversions: °F/°C, LB/KG, IN/CM and GAL/LITERS
- \blacksquare π , change sign, clear-all and exchange
- Auto power-on clear

keyboard

F		IN N-1	cos-1		TAN TAN-1	→ D.MS → D
LN e ^x	L	0 G 10 ^x	γx 1/X		√x2	P R
M+ X!		+2	X ↔ Y		[(2π)] π
MR SD		MS X			CS FLT	÷ M÷
7 →KG			8 → CM		9 · LIT	X MX
4 →LB			5 →IN		6 GAL	M-
1 DEG		2 GRAD		3 RAD		+ M+
0 → ° F			•°C		C CA	= CF

connection diagram



Order Number MM57135N See Package 22

Keyboard Matrix, Primary Functions

SWITCH	DIGIT TIMING STATES									
INPUTS	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14
K1		1	- 2	3	0	•	С	+	=	
K2		4	5	6	. 7	8	. 9		X	
кз	MR	MS	EE.	cs	Σ+	x ↔Y	[(.	÷)]	M+
K4	LN	LOG	γ×	$\sqrt{}$	SIN	cos	TAN	R→P	→ D.MS	F

functional description

REGISTER CONFIGURATION

The user has access to 7 registers designated X, Y, P1, P2, M1, M2 and M3. X is the display and entry register. Y is the constant register. M1, M2 and M3 are independent user-addressable memory registers that can be stored, recalled, added, multiplied, subtracted or divided with X. P1 and P2 are parentheses registers.

All registers contain 12 mantissa digits with sign and 2 exponent digits with sign.

DISPLAY CONFIGURATION

The X-register is always displayed and shown as 10 digits of mantissa with sign and 2 digits of exponent with sign. All internal calculations are done with 12 digits and displayed rounded to ten; therefore, all displayed digits are accurate for all functions. Numbers are entered left justified with trailing zeros suppressed.

DISPLAY FORMAT

Floating point display output format is selected at power-on or by pressing "F", "FLT". If X is greater than 999999999. or less than 0.000000001, the display is automatically in scientific notation.

By pressing "F", "EE" all results are displayed in scientific notation.

All results maintain 12 digits internally at all times.

BATTERY LOW INDICATION

The DS8664 digit driver can sense a low battery voltage condition and send a signal to input IRB of the MM5781 which causes the display to show an "L" in the left-most sign position.

READY SIGNAL OPERATION

Output FIP of the MM5781 can be used as a "ready signal" to indicate calculator status. It can be useful in

providing synchronization information during testing and if used with other logic,

When the calculator is in the "idle state" and ready to accept a key, FIP is high (near VSS). It remains high until a key is depressed and accepted, then goes low. It stays low until the calculation is complete then returns to a high state which signifies a new key may be entered.

KEYBOUNCE AND NOISE REJECTION

When a key is depressed, a time-out is started. A key is accepted as valid if it remains depressed for approximately 12 ms. The key must be released for at least 12 ms before a new key can be entered.

ERROR CONDITIONS AND INDICATION

In the event of an illegal operation, the calculator will display "Error" and X will be cleared. All other registers and memories are protected. Any key depressed after an error will use X=0 for the next operator. Table I summarizes results and operations that will give an error indication.

RANGE, ACCURACY AND SPEED

All functions work over the mathematically allowable range defined by Table I.

Transcendental functions give 10 digits of accuracy except near normal limits and all other functions are internally accurate to 12 digits.

The calculation time of all transcendental functions takes less than a second; all other functions, with the exception of factorial computations, are executed in less than 1/3 second. Factorial of 69, the longest calculation possible, takes less than 3 seconds.

TABLE I. Results and Operations that Result in an Error Indication

Results > 9.9999999999 x 10⁹⁹ Results < 1 x 10⁻⁹⁹ Division by 0 LOG, LN \le 0 YX for Y \le 0 TAN, SIN, COS \ge 25 revolutions (9000°) TAN of 90°, 270°, etc. SIN⁻¹, COS⁻¹ > 1 or \le 10⁻⁵⁰ \sqrt{X} < 0 DMS Conversion \ge 10¹⁰ X! < 0, or not an integer More than two open parentheses More closed parentheses than open parentheses

functional description (con't)

KEY OPERATIONS

Clear Key, "C"

- a) After number keys: copies Y to X
- b) After function key: clears all modes and X, Y, P1 and P2
- c) After "F": clears all modes and all registers

Number Keys, "0" ~ "9," "."

- a) After any function key: clears X and enters number left justified to X
- b) After any number key: enters next number. All entries after tenth are ignored
- c) After "EE": enters number to exponent. Last two entries are used
- d) After "F":

 $(\rightarrow^{\circ}C)$ "•" Converts X in °F to °C $(^{\circ}C = (^{\circ}F - 32)/1.8)$ $(\rightarrow^{\circ}F)$ "0" Converts X in °C to °F

(°F = 1.8°C + 32)
(DEG) "1" Set calc to degrees mode

(GRAD) "2" Set calc to gradians mode

(RAD) "3" Set calc to radians mode (→ LB) "4" Replace X with X ÷ 0.4535924

(→ IN) "5" Replace X with X ÷ 2.54

(→ GAL) "6" Replace X with X ÷ 3.785412 (→ KG) "7". Replace X with X • 0.4535924

(→ CM) "8" Replace X with X • 2.54 (→ LIT) "9" Replace X with X • 3.785412

e) 1, 2, 3 after:

"MR" Recall selected memory to X
"MS" X to selected memory
"M+ mode" M + X to selected memory
"M- mode" M - X to selected memory
"MX mode" M · X to selected memory
"M+ mode" M · X to selected memory

"MEXC mode" X is exchanged with selected memory

Change Sign Key, "CS"

- a) After "EE": change sign of exponent of X
- b) After "F": (FLT) set calc to Floating Point mode
- c) After any other key: changes sign of X mantissa

Positive/Negative Summing Key, " Σ +/ Σ -"

 a) Used to enter data points for computation of mean and standard deviation:

Sums X to M1 (Σx) Sums X² to M2 (Σx^2) Adds 1 to M3 (N)

b) After "F": $(\Sigma -)$ used to delete data points:

Subtracts X from M1
Subtracts X² from M2
Subtracts 1 from M3

Accumulative/Factorial Key, "M+/X!"

- a) Sums X to M1
- b) After "F": (X!) replaces X with X-factorial

Coordinate Conversion Key, "R ↔ P"

a) Converts contents of X and Y in rectangular coordinates to polar coordinates: reset calculator mode

$$\sqrt{X^2 + Y^2}$$
 to Y
TAN⁻¹ Y/X to X

 b) After "F": (P → R) converts contents of X and Y in polar coordinates to rectangular coordinates: resets calculator mode:

 $A : X \to X$ $A : X \to X$

Note: R ↔ P works in all four quadrants

Square Root/Square Key, " \sqrt{x}/x^2 "

- a) Square root of positive value of X to X
- b) After "F": (X2) X-squared to X

Second Function Key, "F"

Sets F mode

Memory Store/Mean Key, "MS/X"

- a) Sets memory store mode
- b) After "F": (\overline{X}) divides M1 by M3 and puts result in X; this gives mean of data summed using Σ + key

Memory Recall/Standard Deviation Key, "MR/SD"

- a) Sets Memory Recall mode
- b) After F: (S.D.) computes standard deviation of data entered with the Σ^+ key, using the relationship:

$$SD = \sqrt{\frac{\sum X^2 - \frac{(\sum X)^2}{N}}{N-1}} \equiv \sqrt{\frac{M^2 - \frac{(M1)^2}{M^3}}{M^3 - 1}} \rightarrow X$$

 $\Sigma X, \ \Sigma X^2$ and N may be recovered from M1, M2 and M3

Enter Exponent Key, "EE/SCI"

- a) Sets enter exponent mode, displaying 00 in exponent position
- After F: (SCI) sets the calculator to display using scientific notation

Common Log Key, "LOG/10x"

- a) Common logarithm of X to X (base 10)
- b) After "F": (10x) 10x to X

Natural Log Key, "Ln/eX"

- a) Natural logarithm of X to X (base e)
- b) After "F": (eX) eX to X

functional description (con't)

Decimal to Degrees Conversion Key, "D.MS"

- a) Replaces the decimal angle in X with its degrees (or hours), minutes and seconds conversion
- b) After "F": (DMS) degrees (or hours) minutes and seconds in X is converted to decimal angle

Trigonometric Keys, "SIN, COS, TAN"

- a) Replaces the decimal angle in X with the indicated trigonometric function
- b) After "F": replaces X with the decimal angle of the indicated inverse trigonometric function

Power/Reciprocal Key, "YX/1/X"

- a) If not in chain mode: copy X to Y set YX chain mode
- b) After "+, -, X, ÷, Y^x key: copy X to Y, set Y^x chain mode
- c) In chain mode: perform the specified function of X and Y putting the result to X and Y, set Y^X chain mode
- d) After "F": reciprocal of non-zero value of X to X

The Four Function Keys, "+, -, X, ÷"

- a) If not in chain mode: copy X to Y, set the specified chain mode
- b) After "+, -, X, ÷, YX " key: copy X to Y, set chain mode
- c) In chain mode: perform the specified function of X and Y putting the result to X and Y, set the specified chain mode
- d) After "F," "MS" or "MR": set the appropriate memory mode (M+, M-, MX, M÷)

Equal Key, "="

- a) In chain mode: perform the specified function of X and Y, putting the result to X and save the last number displayed in Y, set the constant mode
- b) In constant mode: perform the specified function of X, Y putting the result in X
- c) After "F": (CF) reset F mode

Exchange Key, "X ↔ Y/X ↔ M"

- a) Exchange X and Y
- b) After "MS," "MR" or "F": (X ↔ M) sets calculator to MEXC mode

Open Parentheses, "[(/2 π "

- a) Copy P1 to P2, copy Y to P1. Copy P1 mode to P2 mode, copy the calculator mode to P1 mode, reset calculator mode
- b) After "F": (2π) enter 2 Pi to X (6.283185307)

Close Parentheses/Pi Key, ")] $/\pi$ "

- a) In chain mode: perform the specified function of X, Y putting the result to X. Copy P1 to Y, copy P2 to P1, clear P2. Copy P2 mode to P1 mode, copy P1 mode to the calculator mode, reset P2 mode
- b) Not in chain mode: P1 to Y, P2 to P1, clear P2, P1 mode to calculator mode, P2 mode to P1 mode, reset P2 mode
- c) After "F": (π) enter Pi to X (3.14159765359)

TABLE II. Example Showing Parentheses Registers and Modes

 $6 \times (2^{(8-5)} + 2)$

	х	Y MODE	P1 MODE	P2 MODE
6	6			
X	6	6 X		
(.	6	6	6 X	
2	2	6	6 X	
Υ×	2	2 Y ^X	6 X	
(2	2	2 YX	6 X
8	8	2	2 YX	6 X
	8	8 –	2 YX	6 X
5	5	8	2 Y ^X	6 X
)	3	, 2 Y ^X	6 X	
+	8	8 +	6 X	
2	2	8 +	6 X	
)	10	6 X		
= '	60	10 X (const)		

10 is constant multiplier

Calculators



MM57136 RPN scientific calculator control ROM

general description

The MM57136 Control ROM is programmed to perform the functions described when used with the MM5782 Processor and RAM chip. Complete electrical specifications and application data may be found in the MM5781 and MM5782 data sheet.

features


- Enters and displays $\pm 9.999999999 \times 10^{99}$ to $\pm 1 \times 10^{99}$ 10-99
- Calculates internally using 12 mantissa digits to insure all ten displayed digits are correct.
- Left justified entry with trailing zero suppression
- Reverse Polish Notation (RPN)
- Arithmetic functions: +, -, X, \div , 1/X, \sqrt{X} , X^2
- Power function: YX
- Logarithmic functions: LN X, LOG X, e^X, 10^X

- Trigonometric functions: SIN, COS, TAN, SIN-1, cos⁻¹, tan⁻
- Compute in degrees, radians or gradian mode
- Rectangular/Polar conversions
- Degrees, minutes, seconds conversions
- 3 full-function, addressable memories
- 4-register working stack with ROLL, CLEAR and **EXCHANGE** capability
- Statistical functions: standard deviation and mean
- 4 display output modes: floating, scientific, fixed or engineering
- Factorial: n!
- Conversions: °F/°C, LB/KG, IN/CM and GAL/ LITERS
- π , change sign and clear-all
- Percent and percent difference functions: %, $\Delta\%$
- Auto power-on clear
- Auto display cut-off for extended battery life

keyboard

F	SII	1N N-1	cos-1		TAN TAN-1	→ D.MS → D
LN e ^x		0G 16*	1/X Y ^X		√ X²	P B
M+ X!		Σ+ Σ-	% 		X ·· Y X ·· M	ROLL π
MR SD		MS X	AS EE ENG		CS DSP	ENT CF
7 →KG			8 →CM		9 -LIT	÷ M÷
4 →LB			5 IN			X MX
1 DEG			2 RAD RAD			
0 → °F		-	•°c		C. CA	+ M+

connection diagram



Order Number MM57136N See Package 22

Keyboard Matrix, Primary Functions

SWITCH		DIGIT TIMING STATES								
INPUTS	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14
K1 K2		1	2	3	0 7	• 8	C 9	_ ·	+ ÷	
K3 K4	MR LN	MS LOG	EE 1/X	cs √	Σ+ SIN	% cos		EN R → P	ROLL → D.MS	M+ F

functional description

REGISTER CONFIGURATION

The user has access to 7 registers designated X, Y, Z, T, M1, M2 and M3. X is the display and entry register and the bottom of an "operational" stack that includes Y, Z and T. M1, M2 and M3 are independent user-addressable memory registers that can be stored, recalled, added, multiplied, subtracted, divided or exchanged with X.

All registers contain 12 mantissa digits with sign and 2 exponent digits with sign.

DISPLAY CONFIGURATION

The X-register is always displayed and shown as 10 digits of mantissa with sign and 2 digits of exponent with sign. All internal calculations are done with 12 digits and rounded to ten; therefore, all displayed digits are accurate for all functions. Numbers are entered left justified with trailing zeros suppressed.

DISPLAY FORMAT

Floating point display output format is selected at poweron or by pressing "F", "DS", ".". If X is greater than 999999999. or less than 0.1, the display is automatically in scientific notation.

The number of decimal places displayed can be selected by pressing "F", "DSP" and a number key (0-9). The display is rounded to the selected decimal position. A result too large or small to show with the selected position is displayed in scientific notation.

By pressing "F", "ENG" all results are displayed in modified scientific notation with exponents of 10 that are multiples of 3.

All results maintain 12 digits internally at all times. Only the display is affected when "DS" is used to reduce the number of decimal positions. The unrounded result may be viewed by returning to the floating point mode.

DISPLAY CUT-OFF

If no key is depressed for approximately 32 seconds, an internal display cut-off circuit will turn off the entire display except for segments C, D, E and G of the leftmost digit. Depression of any key will restore the display. Input INB of the MM5781 must be wired to VDD to enable the display cut-off feature. If INB is left floating, no display cut-off will occur.

BATTERY LOW INDICATION

The DS8664 digit driver can sense a low battery voltage condition and send a signal to input IRB of the MM5781, which causes the display to flash an "L" in the left-most sign position.

READY SIGNAL OPERATION

Output FIP of the MM5781 can be used as a "ready signal" to indicate calculator status. It can be useful in providing synchronization information during testing and if used with other logic.

When the calculator is in the "idle state" and ready to accept a key, FIP is high (near V_{SS}). It remains high until a key is depressed and accepted, then goes low. It stays low until the calculation is complete, then returns to a high state which signifies a new key may be entered.

KEYBOUNCE AND NOISE REJECTION

When a key is depressed, a time-out is started. A key is accepted as valid if it remains depressed for approximately 12 ms. The key must be released for at least 12 ms before a new key can be entered.

ERROR CONDITIONS AND INDICATION

In the event of an illegal operation, the calculator will display "Error" and X will be cleared. The other registers in the stack and all memories are protected. Any key depressed after an error will use X=0 for the next operator. Table 2 summarizes results and operations that will give an error indication.

TABLE II. Results and Operations that Result in an Error Indication

Results > 9.999999999 x 10^{99} Results < 1 x 10^{-99} Division by 0 LOG, LN \le 0 YX for Y \le 0 TAN, SIN, COS > 25 revolutions (9000°) TAN of angles at or near $\pm \infty$ asymptotes SIN^{-1} , COS $^{-1}$ > 1 or \le 10^{-50} \sqrt{X} < 0 DMS Conversion \ge 10^{10} X! < 0, not an integer, or > 69

RANGE, ACCURACY AND SPEED

All functions work over the mathematically allowable range defined by Table II.

Transcendental functions give 10 digits of accuracy except near normal limits and all other functions are internally accurate to 12 digits.

The calculation time of all transcendental functions takes less than a second; all other functions, with the exception of factorial computations, are executed in less than 1/3 second. Factorial of 69, the longest calculation possible, takes less than 3 seconds.

functional description (con't)




FIGURE 1. User Register Configuration

KEY OPERATIONS

Clear Key, "C"

- a) Pushes down stack and clears T. Four "C" depressions will clear a completely full stack
- b) After "F": Clears all registers including the memories

Number Keys, "0" ~ "9," "."

- a) After any function key except "EN": pushes up stack, clears \boldsymbol{X} and enters number left justified to \boldsymbol{X}
- b) After any number key: enters next number. All entries after tenth are ignored
- c) After "EE": enters number to exponent. Last two entries are used
- d) After "EN": clears X and enters number in X
- e) After "DS": load decimal select position for fixed decimal output mode
- f) After "F":

(→°C) "•"	Converts X in °F to °C
	$(^{\circ}C = (^{\circ}F - 32)/1.8)$
(→°F) ′′0′′	Converts X in °C to °F
	$(^{\circ}F = 1.8^{\circ}C + 32)$
(DEG) "1"	Set calc to degrees mode
(GRAD) "2"	Set calc to gradians mode
(RAD) "3"	Set calc to radians mode
(→LB) "4"	Replace X with X ÷ 0.4535924
(→IN) "5"	Replace X with X ÷ 2.54
(→GAL) "6"	Replace X with X ÷ 3.785412
(→KG) "7"	Replace X with X · 0.4535924
(→CM) "8"	Replace X with X • 2.54
(→LIT) "9"	Replace X with X · 3.785412
1, 2, 3 after:	

"MR" Push up stack, recall selected memory to X "MS" X to selected memory "M+ mode" M + X to selected memory "M-mode" M - X to selected memory "MX mode" M · X to selected memory "M÷ mode" M ÷ X to selected memory "MEXC mode" X is exchanged with selected memory

Change Sign Key, "CS/DS"

- a) After "EE": change sign of exponent of X
- b) After "F": (DS) set calc to Decimal Select mode
- c) After any other key: changes sign of X mantissa

Positive/Negative Summing Key, " $\Sigma + /\Sigma -$ "

a) Used to enter data points for computation of mean and standard deviation:

Sums X to M1 (ΣX) Sums X^2 to M2 (ΣX^2) Adds 1 to M3 (N)

b) After "F": $(\Sigma -)$ used to delete data points:

Subtracts X from M1 Subtracts X2 from M2 Subtracts I from M3

Accumulative/Factorial Key, "M+/X!"

- a) Sums X to M1
- b) After "F": (X!) replaces X with X-factorial

Coordinate Conversion Key, "R ↔ P"

a) Converts contents of X and Y in rectangular coordinates to polar coordinates:

$$\sqrt{X^2 + Y^2}$$
 to Y
TAN⁻¹ Y/X to X

b) After "F": (P → R) converts contents of X and Y in polar coordinates to rectangular coordinates:

$$Y SIN X \rightarrow Y$$

 $Y COS X \rightarrow X$

Note: R ↔ P works in all four quadrants

Square Root/Square Key, "VX/X2"

- a) Square root of positive value of X to X
- b) After "F": (X²) X-squared to X

functional description (con't)

Reciprocal/Power Key, "1/X/YX"

- a) Reciprocal of non-zero value of X to X
- b) After "F": (YX) computes power, pushes down stack, clears T

Enter Key, "ENT/CF"

- a) Pushes up stack, retains X
- b) After F: (CF) resets F mode

Second Function Key, "F"

Sets F mode

Memory Store/Mean Key, "MS/X"

- a) Sets memory store mode
- b) After "F": (X) divides M1 by M3 and puts result in X, this gives mean of data summed using Σ + key

Memory Recall/Standard Deviation Key, "MR/SD"

- a) Sets Memory Recall mode
- b) After F: (S.D.) computes standard deviation of data entered with the Σ + key using the relationship:

$$SD = \sqrt{\frac{\sum X^2 - \frac{(\sum X)^2}{N}}{N-1}} = \sqrt{\frac{M^2 - \frac{(M^1)^2}{M^3}}{M^3 - 1}} \rightarrow X$$

 ΣX , ΣX^2 and N may be recovered from M1, M2 and

Enter Exponent Key, "EE/ENG"

- a) Sets enter exponent mode, displaying 00 in exponent
- b) After F: (ENG) sets the calculator to the engineering mode, which displays all numbers with an exponent in multiples of 3.

Stack Rotate/Pi Key, "ROLL/\u03c3"

a) Rolls stack down



b) After F: (π) pushes up stack and enters π , 3.14159265359 to X

Exchange Key "X ↔ Y/X ↔ M"

- a) Exchanges X and Y
- b) After MS, MR or F: (X ↔ M) sets calculator to MEXC mode

Percent/Delta Percent Key, "%/\(\Delta\)"

a) Calculates percent by:

$$\frac{X \cdot Y}{100} \rightarrow X$$

b) After $F:(\Delta\%)$ percent change between X and Y to X, and difference to Y:

$$\frac{Y-X}{X}$$
 100 \rightarrow X, and $Y-X \rightarrow Y$

Common Log Key, "LOG/10x"

- a) Common logarithm of X to X (base 10)
- b) After "F": (10x) 10x to X

Natural Log Key, "Ln/eX"

- a) Natural logarithm of X to X (base e)
- b) After "F": (eX) eX to X

Decimal to Degrees Conversion Key, "D.MS"

- a) Replaces the decimal angle in X with its degrees (or hours), minutes and seconds conversion and sets the decimal select to four.
- b) After "F": (DMS) degrees (or hours), minutes and seconds in X is converted to decimal angle

Trigonometric Keys, "SIN, COS, TAN"

- a) Replaces the decimal angle in X with the indicated trigonometric function
- b) After F: replaces X with the decimal angle of the indicated inverse trigonometric function


The Four Function Keys, "+, -, x, ÷"

- a) Add key: $Y + X \rightarrow X$ Subtract key: $Y - X \rightarrow X$ Multiply key: $Y \cdot X \rightarrow X$ Divide key: $Y \div X \rightarrow X$
 - Then push down stack and clear T: $0 \to T \to Z \to Y$
- b) After MS, MR or F: "+" Sets M+ mode

 - "-" Sets M- mode
 - "X" Sets Mx mode
 - "÷" Sets M÷ mode


summary


Summary of Stack Operations





summary (con't)


Summary of Operations Using Memory(s)

























CALCULATOR CHIP MAKES A COUNTER

INTRODUCTION

In applications that require counting at fairly low rates and display of the accumulated total, the MM5736 calculator chip can be used to yield a very low parts count solution. Such applications include: timers, stopwatches, bin counters, digital panel meters, coordinate counters and nearly all applications that currently use mechanical counters. A 6 digit counter that will drive a LED display and count at a maximum rate of about 60 Hz can be constructed with only 2 integrated circuits. Higher counting rates, simplified control, and more versatile display driving capability can be obtained with the addition of a few more components. Counting is accomplished by loading a "1" into the calculator and causing an "add" each time the counter is incremented. But before describing any actual counters, a brief explanation of the calculator's operation is in order.

GENERAL DESCRIPTION

The MM5736 is a 6 digit, no decimal point, five function calculator. These five functions are: ADD, SUBTRACT, MULTIPLY, DIVIDE, and CLEAR. The calculator has 3 inputs (K1, K2, K3) that are designed to be driven by a keyboard matrix and two sets of outputs: 6 "digit" outputs and 7 "segment" outputs. The segment outputs provide a positive true, 7 segment code that represents the information in the calculator's display register. These outputs are multiplexed such that the 7 segment code for digit 1 appears on the segment outputs during digit time 1. The code for digit 2 appears during digit time 2 and so on as illustrated in Figure 1. These outputs are designed to drive a LED readout in a "digit" multiplexed manner by strobing the LED characters with the digit outputs. The digit outputs can not drive the LED display directly and must be buffered




FIGURE 1. Display Timing Diagram

with a DM75492 digit driver. The segment outputs will drive some LED displays directly but the designer must choose the display carefully if he does not wish to use segment drivers. National's line of low current LED displays, such as the NSN66A and NSN98A, can be driven directly by the calculator chip.

ENTRY INTO THE CALCULATOR

Numbers are entered into the calculator by connecting the appropriate digit output to either the K_1 or K_2 input. Arithmetic operations (and the clear operation) are initiated by connecting the appropriate digit output to the K_3 input. Table I shows the combinations of digit outputs and K inputs.

TABLE I.

Digit	K ₁	ν.	К3
#	1.7	K ₂	17.3
1	. 0		CLR
2	1	6	
3	2	7	· <u> </u>
4	3	8	+
5	4	9	Χ
6	5		÷

Note: Blanks are illegal connections.

Switch debounce is done in the calculator chip and is accomplished by requiring that the digit output of interest be connected to the proper input for at least 8 consecutive word times (see Figure 1). Before another entry can be made, at least 8 word times must elapse during which none of the digits outputs are applied to the K inputs. This requirement limits the speed of the calculator but is necessary to provide an adequate debounce timeout. A method of speeding up this timeout is discussed later.

POWER REQUIREMENTS

The MM5736 will operate from a single supply voltage anywhere between 6.5V and 9.5V. The calculator chip

itself will draw about 6 mA. If a LED display is driven directly, without segment drivers, the current that drives the display must come through the calculator so the total power supply current could be as high as 110 mA but will typically be about 50 mA. This is dependent to some extent on the supply voltage and the nature of the particular digit drivers that are used.

NO POWER SUPPLY RAMP ALLOWED

The power supply voltage must come up to an operational level fairly quickly since a slow ramp will not always initialize the calculator properly. The chip was designed for battery operation where the dc source is switched. If the chip is used in a system with a heavily filtered power supply, some provision should be made to allow the $V_{\rm SS}$ terminal of the calculator to rise abruptly. After power up, the calculator should be cleared twice to ensure that all registers are reset to zero. The first CLEAR operation affects only the display register, the second CLEAR affects all other registers.

CMOS COMPATIBILITY

The MM5736 is directly compatible with Nationals' 74C line of CMOS. The number of CMOS loads the calculator can drive is limited only by degradation in waveshape due to capacitive loading. Loads of 200 pF or less should present no problem to the digit outputs but the segment outputs should not be loaded with more than about 50 pF. This means fanout should be limited to about 10 on the digit outputs and 4 on the segment outputs. The CMOS can be run from the same supply as the calculator and still drive the calculator inputs directly. This compatibility makes interfacing with the calculator a breeze.

SIMPLEST COUNTER

Figure 2 shows a 6 decade counter that drives a display and requires a minimum of parts. This circuit's maximum counting rate will typically be about 60 Hz. Some chips may run as slow as about 40 Hz while some may run as fast as 150 Hz due to inherent variations of the on-chip oscillator from calculator to calculator. This counter is useful in applications where speed is not




FIGURE 2. Simplest Counter

an important factor and where the counter is reset manually. The resetting of this circuit consists of two operations, clearing the calculator and entering a 1 into it again (only one CLEAR operation is needed following an arithmetic operation). The circuit in Figure 2 leaves these two operations to the operator; he must first clear the counter by depressing S₁ to the CLEAR position and then he must enter a 1 into the machine by depressing S₂ to the START position. This allows the operator to control when the counting starts without gating the "count" input.

In case the impact of this escaped you, let's repeat it: the circuit in Figure 2 demonstrates a 6 decade counter and everything that is needed to drive a 6 digit LED display, yet this circuit requires only two integrated circuits!

Figure 3 indicates how to build this same counter using segment drivers. The DM8895 segment driver can be mask programmed to source several values of current. Since the values of current that are readily available will change from time to time, National should be consulted about the DM8895 before a design using it is undertaken. The general range of currents available is from 5.0 mA up to about 17 mA per segment. This means that fairly large displays can be used. Noteworthy is the fact that the current that drives the display in this configuration is not supplied by the calculator chip. Instead, this current comes from the V_{CC} supply terminal of the DM8895. The DM8895 will continue to

operate as long as the voltage between the V_{CC} terminal and each output is at least 1.6V. This means V_{CC} can be operated at a lower level than V_{SS} , resulting in a power saving. The voltage on an output of the DM8895 when the segment is ON is determined by the saturation voltage of the digit driver (typically 1.0V for the DM75492) and the voltage across the LED (typically about 1.8V). Consequentially the typical minimum value of V_{CC} is about 4.4V. Worst case conditions will result in a minimum V_{CC} of about 5.3V.

Figure 4 again indicates how to build this same counter but this time using different segment drivers. In this circuit, the current drive to the LED's is determined by the external current limiting resistors. Here again the current to the display is supplied by V_{CC} which can be less than V_{SS} , again resulting in a power saving and the ability to drive large LED displays.

SELF STARTING COUNTER

With the addition of only one package of CMOS gates, a counter can be built that does not require a separate "start" operation to enter an initial 1 into the calculator chip. This circuit is shown in Figure 5. When the RESET switch is returned to its normal position after clearing the calculator, the additional parts generate a delayed pulse that gates digit output 2 into the calculator and thus enters a 1. This allows the counter to be reset in a single operation.




FIGURE 3. Counter with Segment Drivers




FIGURE 4. Counter with Segment Drivers and External Current Limiting Resistors




FIGURE 5. Counter with a Single Clear Switch




Figure 6 illustrates how to speed up the circuit shown in Figure 5 so that it will count at a higher rate. The actual maximum counting rate attainable with this circuit will depend on the particular MM5736 used but will run from about 80 Hz up to about 300 Hz. A reasonably typical speed is about 120 Hz. This circuit could also be used with segment drivers as previously described. The increase in counting rate is obtained by feeding digit output 6 back to the digit 4 output thereby fooling some internal logic. However this results in a double pulse on the digit 4 output which must be gated back to a single pulse at the normal digit 4 time. This requires one diode and one additional package of CMOS gates. In reality, very few relays or switches will operate at these speeds. Consequently, applications requiring these higher counting rates may have a normal logic signal to count rather than relay closures. Figure 8 illustrates this. In this configuration the input must be high at least 4 word times and the duty cycle cannot exceed 50%. A word time will vary from $420\mu s$ to 1.6 ms with 1.0 ms being typical.

MORE VERSATILITY

These counters can be made to count by numbers other than 1 by causing the desired number to be entered into the calculator during the START operation. Table I indicates which connections must be made. The counters can also be made to count down by doing successive subtractions rather than successive additions. Both could be used to build an up/down counter, the only restriction being that trying to count up and down at the same time is no fair. Figure 7 shows a circuit that counts up and down by 4's. Such a counter might be used to keep track of inventory in a bin. In this case, the parts to be inventoried are packaged in groups of 4. When a package is put into the bin, switch S2 is activated and the counter adds 4 to the accumulated total. When a pack-

age is taken out of the bin, switch S3 is activated and the counter subtracts 4 from the accumulated total.

RETAINING FULL USE OF THE CALCULATOR

Counters can be built such that full use of the calculator is retained. This requires that the usual keyboard arrangement of the calculator be undisturbed by the counting logic. Figure 8 illustrates a circuit that uses MOS transistors to accomplish this. In this circuit, normal calculator operation is retained when S2 is in the "calculate" position since all four MOS transistors (Q1-Q4) are "off" (gates are at V_{CC}) and the circuit is essentially the same as the "recommended calculator" circuit in the MM5736 data sheet. If the "RESET" switch is activated D1 is connected to K3 and the calculator is cleared. Capacitors C1 and C2 are discharged while S₁ is activated but as soon as S₁ is released C1 and C2 will charge up generating a delayed pulse (negative going) on the gate of Q2 which gates D2 into K₁ and causes a 1 to be entered into the calculator. The delay caused by C1 is necessary to allow the CLEAR function to be debounced by the calculator chip as mentioned earlier. When S2 is in the "COUNT" mode Q4 is turned on and D6 is tied to D4. This doubles the maximum counting rate by reducing the internal debounce timeout. The count input is now enabled and an input pulse will turn Q1 on. This gates D4 into the K₃ input and causes the calculator to perform an addition. Each subsequent input pulse causes 1 to be added to the sum. When S2 is returned to the "calculate" position the count input is disabled and Q4 is turned off returning the keyboard logic to its normal state. This same circuit can be implemented with MM74C02 NOR gates instead of MM74C00 NAND gates. The MOS transistors can then be replaced with an MM5616 CMOS switch.




FIGURE 7. Up-Down Counter




FIGURE 8. Calculator/Counter

SUMMARY

Many versatile counters can be built using the MM5736 or its 9-digit equivalent, the MM5739, calculator chips. These counters should yield very cost effective solutions to a variety of counting applications. The major disadvantage of these counters is that they are relatively slow. The major advantages these counters offer are:

- 1. The ability to directly drive a LED display.
- 2. The ability to debounce switch or relay inputs.
- 3. 6 decades of counting in one DIP.
- 4. Low cost.
- 5. Low parts count.



CALCULATOR LEARNS TO KEEP TIME

INTRODUCTION

A number of interesting stopwatch and elapsed time functions can be implemented using the MM5736 calculator chip and a few packages of CMOS gates. This note describes six different circuits that are intended to stimulate thinking along these lines. The circuits to be described are listed below.

- 1. Stopwatch with 1/10 second resolution
- 2. Stopwatch with 1/100 second resolution
- 3. Stopwatch/calculator (1/10 second resolution)
- 4. Stopwatch/calculator (1/100 second resolution)
- 5. Stopwatch with 1/10 secs, secs, mins display
- 6. Interval timer with keyboard and alarm

With the exception of circuits 5 and 6 all of these circuits work in decimal fractions of seconds. They do not display in seconds and minutes. Circuit 6 displays minutes and tenths of minutes but not seconds. Circuit 5 displays tenths of seconds, seconds and minutes. It is anticipated that a number of applications can be satisfied by counting in only one unit, either seconds or minutes.

In all these circuits, the MM5736 calculator chip is used in the autosumming mode as a counting and display element. Application note AN-112 illustrates how to accomplish this counting. A thorough understanding of the calculator's operation as a counter can be gained from AN-112 and the MM5736 data sheet. Consequently, the emphasis in this note is on controlling the counter in such a way that useful timing functions are performed.

Two types of timebases are also described. The first, a CMOS RC oscillator, is depicted in all the circuits described but may not be stable enough for some applications. Consequently, a simple crystal controlled timebase is also described.

STOPWATCH WITH 0.1 SECOND RESOLUTION

The circuit in *Figure 1* provides the classic stopwatch functions of:

- A) START
- B) STOP
- C) RESET




FIGURE 1. 1/10 Second Stopwatch

This implies that timing may continue after it has been stopped without resetting to zero. The display will be in tenths of seconds and seconds. Thus, 3 minutes 11 1/2 seconds would be displayed as 191.5 seconds.

Circuit Description

The RESET switch simply gates D1 into the K3 input of the calculator and clears it. Upon initial power up it will be necessary to activate RESET twice. From then on, only one RESET activation is necessary.

When the COUNT switch is activated, R1 pulls up signal X1. This makes all the inputs to the 3 input gate high and gates D2 into input K1. This will cause a 1 to be entered into the calculator. Signal X2 is delayed by R2 and C1 and will go low about 25 ms after X1 and shut off the D2 pulses being gated into input K1. About 40 ms after this, signal X3 (which is delayed through R3) goes high and D4 is gated into the K3 input at a 10 Hz rate. This causes repeated additions and results in the calculator counting at this rate. When the COUNT switch (S1) is returned to the STOP position the additions will be stopped about 60 ms later (after X3 is delayed through R3). This delay hardly seems objectionable since it is less than the resolution of the counter. However, purists may feel the addition of CR1 is necessary. This will cause the counting to stop immediately after S1 is returned to the STOP position since C2 will be discharged immediately.

The LED display shown differs from the NSA166 only in the placement of the decimal point.

STOPWATCH WITH 0.01 SECOND RESOLUTION

Figure 2 depicts a circuit that is identical to the one shown in Figure 1 except that it has a resolution of 0.01 sec. This means the counter must run at a 100 Hz rate which is normally beyond the capability of the MM5736. However, as described in AN-112, a trick can be played with D6 and D4 that will double the effective counting rate of the calculator. This trick is accomplished by forcing D4 high during D6 time. SWD is a bilateral switch that connects D6 to D4. CR2 keeps D4 off D6. SWC is turned off during D6 time so the extra pulse on the D4 line will not get to either the LED display or the data entry logic.

The remainder of the circuit operates exactly like the one in *Figure 1* with the exception that some of the gating is implemented with the MM5616 switches.

STOPWATCH/CALCULATOR WITH 0.1 SECOND RESOLUTION

Figure 3 depicts a combination stopwatch and calculator. Stopwatch operation is the same as described earlier with the following exceptions: Transistors Q1 and Q2 (which are small GP switches) are used to switch either D2 or D4 to the calculator inputs. This allows the keyboard and the stopwatch logic to operate in parallel in what amounts to a "wire OR'ed" arrangement. Also there is no RESET switch in this circuit since the calculator's CLEAR key can be used to reset the time to zero.

Normal "four function" calculator operation is available when S1 is in the "CALCULATE" position.




FIGURE 2. 1/100 Second Stopwatch




FIGURE 3. 1/10 Second Stopwatch/Calculator

STOPWATCH/CALCULATOR WITH 0.01 SECOND RESOLUTION

Figure 4 is just a souped up version of Figure 3. It will count at a 100 Hz rate giving a 0.01 second resolution to the stopwatch. Switch S2 now needs to be DPDT type. One pole of the switch provides the start-stop function and one pole is used to switch in the "speed-up" circuit involving D4 and D6. The additional gating keeps the extra pulse from reaching the display and keyboard.

AND SECONDS

The conventional time keeping format of minutes and seconds can be obtained with the additional logic shown in Figure 5. This circuit provides a display of time up to 999 minutes, 59.9 seconds. But this requires a base sixty counting capability that is not inherent in the calculator chip. This conversion is accomplished by recognizing when the count has gone to 60.0 seconds and then quickly adding 40.0 to the count, thus giving an apparent base 60 carry. The sequence of operations required to do this is:

- 1. Recognize 6 in 3rd digit
- 2. Enter 3 into calculator
- 3. Enter 9 into calculator
- 4. Enter 9 into calculator 5. Enter + into calculator

STOPWATCH/CALCULATOR DISPLAYS MINUTES

- 6. Enter 1 into calculator
- 7. Enter + into calculator
- 8. Resume normal operation

This sequence leaves the calculator properly initialized with a "1" in it ready for more counting. This would not be the case if 400 was entered directly rather than as 399 + 1.

Circuit Description -

The base 60 conversion is accomplished with a little controller that switches the Digit outputs to the proper calculator inputs through some FET switches. The sequencing it provided by an 8-bit counter and a decoder. If desired, the circuit could be re-implemented to use MM5616 guad switches rather than the MM552's shown. But, since the simplest device that will do this job is a MOS transistor, it was chosen in this particular case. It also lends itself to the negative going outputs of the MM74C42 decoder.

When the stopwatch is counting normally (rather than doing a base 60 conversion) the MSB (QD) of the sequence counter will be low which inhibits counting. It also turns on transistor Q1 which will allow the counter to be preset by the output of the gate that decodes a "6" according to the expression Se · Sb, which is a simplified version of the seven segment code for "6."




FIGURE 4. 1/100 Second Stopwatch/Calculator

Since the counter is clocked by D3, only a 6 in the 3rd digit will cause the counter to be present. This corresponds to a time of 60.0 seconds and signals the beginning of a base 60 conversion. The counter is preset to the state 1001 0000. Since the MSB is a 1, the counter's count enable term is enabled and its load term is disabled. It will now count word times on every D3.

Reference to AN-112 will reveal that with the calculator "speeded up" it is necessary to allow a digit output to be connected to the inputs for a minimum of 4 word times and then there must be at least 4 word times during which nothing is applied to the calculator inputs before the next entry is allowed. This timing is accomplished by Q_D of the low order counter. It toggles with a half period of 8 word times. This QD is connected to the D input of the decoder which is used as an enable input. When this signal is high, all outputs of the decoder are high and all the MOS transistors are off. When this signal is low the proper decoder output is low. So the first 4 bits of the counter provide timing and the next 3 bits provide the necessary sequence of entries. The last bit turns the sequence on or off. The sequence of entries is as described earlier and is implemented by transistors Q2-Q7.

Initialization

When S1 is first switched to the stopwatch mode, a burst of D2 pulses is gated into the K1 input by the one shot comprised of R2, C1 and the gate that drives Q8. This enters a "1" to get the calculator ready to count. A little later, Q9 will be turned on by the timebase oscillator at a 10 Hz rate and counting will begin.

Segment Drivers

Two DM8895 segment drivers are used in Figure 5. This is not absolutely necessary. The calculator can drive some displays directly. However, it is necessary to buffer both segment e and segment b to preserve proper logic levels for the CMOS decoding gates. This could be done by non-inverting CMOS buffers like the MM80C96 or 2 inverters in series. But if only $S_{\rm e}$ and $S_{\rm b}$ are buffered, there is no guarantee of segment intensity uniformity. Therefore, it is more desireable to buffer all segments. The DM8895 is a segment driver with internal current limiting resistors that are mask programmable. The DM75491 could also be used if external resistors are not objectionable.

"Speed Up" Circuit

Transistors Q11 and Q10 implement the "speed up" function in the same way as that described in *Figure 2* except that naked MOS transistors are used in place of the MM5616 CMOS switch.

AN INTERVAL TIMER WITH A KEYBOARD

An interval timer that can be programmed to time out long intervals can also be made using the calculator chip. The desired time interval is entered from a keyboard. When the interval is complete, a tone is emitted by a small speaker until the operator activates a RESET switch. The timer (as described) will handle intervals as long as 99999.9 minutes, which is about 69 1/2 days. This is probably too long an interval for an RC oscillator to be acceptable as a timebase. Figure 6 shows an RC oscillator but it could be replaced by the crystal oscillator described later in this note. Counting speeds other than 0.1 minutes could be used as long as the counting speed of the calculator is not exceeded.

Circuit Description

As was the case for the stopwatch described in *Figure 5*, a small controller made from a counter and a decoder is used to switch Digit outputs to the proper K input to create the sequence of entries required. The counter is clocked by a 30 Hz oscillator whose output is also gated with all the Digit lines to create the proper "key down" and "key up" times.

There are two sequences of entries required: one for RESET and one for START, the beginning of the timing interval.

Reset Sequence

When the RESET switch is activated, it is debounced by a latch and differentiated by C1 to generate a positive going pulse that clears the MM74C193 controller counter and the sequence proceeds as follows:

1. Reset Latches: The "0" output of the decoder resets the zero decode latch and the buzzer latch.




FIGURE 5. 1/10 Second, Seconds, Minutes Stopwatch/Calculator




FIGURE 6. Interval Timer

2. Clear Calculator

- Clear Calculator: Both outputs 1 and 2 of the decoder are "or'ed" and then gated to switch D1 into the K3 input of the Calculator to cause a clear. Two clears are necessary to insure that all registers are reset to zero.
- 4. Halt: Decoder output 3 forces count enable low and hangs up the counter.

Start Sequence

When the START switch is activated, C2 differentiates the latch output and generates a negative going pulse that loads the counter to state 4. Since this can happen at any time with respect to the 30 Hz clock, it is necessary to wait until the counter goes to the next count before trying to enter anything into the calculator. This is done to insure that a full cycle of the 30 Hz clock elapses during the time an entry is being made. The sequence then proceeds:

- Synchronize: Decoder output 4 does nothing but insure that the first application of signals to the calculator will last for a complete interval.
- Add: Decoder output 5 causes D4 to be gated into input K3 causing an add. This will enter (in normal Polish notation) the number already entered from the keyboard.

O

- Enter 1: Decoder output 6 gates D2 into K1 to enter a 1. This is the number that will be repeatedly subtracted to make the total count down.
- 4. Add: This simply causes the 1 just entered to be added to the number that was entered from the keyboard. The total will now be one count higher than desired. Since this would shake up most users, the next step corrects this.
- Subtract: Decoder output 8 causes a subtraction which decrements the display by 1 and brings it back to the correct reading.
- 6. Count: Decoder output 9 makes the controller halt and also turns transistor Q1 off. Q1 was initializing the timebase oscillator so the timer won't begin to count down prematurely. D3 is also gated into the base of Q2 which causes repeated subtractions at the timebase rate.

At this point the timer simply chugs away decrementing until it reaches zero. Time remaining to zero is continuously displayed. When zero has been detected, the controller's count enable term will go high and it will advance to state 15 at which time the "carry out" term will go high and inhibit any further counting. It will stay this way until the RESET button is activated.

Zero Decode Logic

A zero is detected by recognizing that a blank exists in digit 2 and a 0 exists in digit 1. A blank is decoded with the expression S_b+S_c since one of these two segments is always on when any number is being displayed. When BLANK \cdot D2 exists, a latch is set. Then when a zero is detected in digit 1 according to the expression $S_f \cdot \overline{S}_g$ the buzz latch is set. This gates D6 into the base of Q3 which turns the speaker on at about a 1 kHz rate with a 1/6 duty cycle and generates a buzz. The buzz latch will be reset during the RESET sequence.

OSCILLATORS

Two CMOS oscillators have been mentioned: one RC and one crystal controlled. These oscillators are analyzed elsewhere in National's applications literature (AN-118) so only a summary is given here.

RC Oscillator

An odd number of inverting gates (NAND, NOR, IN-VERTERS) will always oscillate if tied around on themselves as in *Figure 7*. Most beginning logic designers have discovered this fact of life by accident at one time or another.




FIGURE 7. Odd Number of Gates Always Oscillates

Odd Number of Gates Always Oscillates

The oscillator will generate a square wave whose frequency will be determined by the propagation delay through the gates. All that remains to make this a useful

oscillator is to control the frequency of oscillation. Figure 8 depicts a simple and foolproof way to do this.




FIGURE 8. RC-CMOS Oscillator

The frequency of oscillation will be about f=0.55/R2 C if R1=R2. R2 has the most effect on frequency and in most applications it would be a pot. Stability of the oscillator as a function of time is dominated by the passive elements, especially at frequencies as low as 100 Hz or less. Variations in output drive capability of the CMOS will be swamped if R2 is 100k or more. Stability with respect to supply voltage in the range of voltages that can be used with the calculator chip (6.5-9.5V) is a function of frequency but the following is representative:

FREQUENCY	VARIATION (6.	5–9°.	5V
100 Hz	≈3%	:	

Empirically determined temperature drift of this oscillator due only to the CMOS is:

≈ 0.5%

FREQUENCY	DRIFT
100 Hz	0.03% /°C (-15 \rightarrow +50°C)
10 Hz	0.01%/°C

Crystal Oscillator

10 Hz

Figure 9 illustrates how to build a crystal oscillator using CMOS. This oscillator is also described in AN-118.




FIGURE 9. CMOS Crystal Oscillator and Divider for 100 Hz

The CMOS inverter is biased into its linear region by resistor R1. This dc path around the inverter ensures that the oscillator will start. C1 can be used to pull the crystal down and C2 to pull it up. The output of the oscillator is cleaned up by the next two inverters. This signal then is divided by 2¹⁴ or 16384 to yield the 100 Hz clock needed for the 0.01 second resolution timers.

The 0.1 second resolution timers could be obtained by using the dividing logic as suggested in *Figures 10 and 11*. The interval timer could use the 0.1 minute time base shown in *Figure 12*.

FIGURE 10. Divider for 10 Hz




FIGURE 11. Alternate Divider for 10 Hz




FIGURE 12. Divider for 1/6 Hz

SUMMARY

A rich variety of timing functions can be done digitally and many of these can be implemented with the MM5736 calculator chip. The MM5736 offers six decades of counting and display in one package and will yield low

parts count solutions to many of these problems. It can be used in a variety of ways, it interfaces ideally with the 74C line of CMOS and consumes little power.

Calculators



HANDHELD CALCULATOR BATTERY SYSTEMS

INTRODUCTION

Batteries suitable for handheld calculator applications can be categorized into two groups: primary cells and secondary cells. Primary cells cannot be recharged efficiently or safely and are used in "throw away" systems, i.e., the end user must replace the calculator batteries at end of life. Secondary cells can be recharged after being discharged under specified conditions.

PRIMARY CELLS

Carbon-zinc and alkaline are the best known nonrechargeable cells available for calculators. Carbon-zinc cells are low cost, but have relatively high internal resistance characteristics that reduce efficiency under high current drain conditions. They are widely available around the world in a variety of voltages, capacity and form factor options. Alkaline cells offer 300 to 400 per cent more capacity than carbon-zinc batteries of the same size and have excellent characteristics under the high drain conditions typical of LED display calculators. Both types have voltage discharge curves that fall gradually over life. Shelf life for alkaline is good, carbonzinc poor; an important parameter if batteries are to be shipped with the finished calculator and may sit on warehouse or display shelves for unknown periods of time. Not surprisingly, alkaline cells are also three to four times more expensive than carbon-zinc. Silver oxide batteries have been used in throw-away calculator applications to achieve a more desirable form factor. Although replacements are available (the cells are often used in hearing aids and cameras) the high current drain inefficiency of the cell results in poor utilization of available capacity, and battery life is short.

SECONDARY CELLS

Nickel-cadmium batteries have become the standard for rechargeable systems. They exhibit relatively constant discharge voltages and can be recharged many times. Internal resistance is low so they are capable of supplying high peak currents.

Figure 1 indicates the discharge characteristics of carbonzinc, alkaline and nickel-cadmium cells.




Figure 1. Comparison of Discharge Characteristics

THE SIMPLEST SYSTEM - A 9 V BATTERY

Most National Semiconductor calculator circuits use a P-channel, metal gate MOS process with enhancement and depletion mode transistors. They are designed to operate directly from a nine volt alkaline or carbonzinc battery. Operating voltage range is 6.5 V to 9.5 V. A nine volt battery is simply six series cells with characteristics similar to those shown in Figure 1, allowing an end-point voltage for each cell of just under 1.1 V for a worst-case calculator

A complete calculator using a nine volt battery is shown in Figure 2. This is undoubtedly the simplest battery system available for a low cost calculator, as well as being the most efficient. The current required to drive the display and MOS circuit comes directly from the battery without any conversion of voltage.

Battery life estimates are straightforward. Assuming a nine digit calculator using the National MM5760 slide rule chip, and five "8s" as a typical display condition, it is easy to calculate total battery current drain and battery life:




Figure 2. Power Supply Current for 9 V Calculator

Referring to Figure 2 and using typical values from the 5760 data sheet.

IDISPLAY = ISEG (Ave) + IDP (Ave)

where I_{SEG} = Peak Segment Current

Digit Duty Cycle = (Digit Time) - (Segment Blanking Time)
(Word Time)

 $= \frac{70 \,\mu s - 4.5 \,\mu s}{650 \,\mu s} \sim 0.100$

Therefore, for a display of five "8s:"

$$I_{DISPLAY} = \left(\frac{8.5 \text{ mA}}{\text{Seg}}\right) \left(\frac{7 \text{Seg}}{\text{Digit}}\right) (5 \text{ digits}) (0.100)$$

= 29.75 mA

BATTERY DRAIN = ISS = IDD + IDISPLAY

= 8.0 mA + 29.8 mA = 37.8 mA

Battery life is a function of the battery being used, of course, and its capacity. An alkaline 9 V battery has a capacity of approximately 550 mA-hr.

Battery Life =
$$\frac{\text{Battery Capacity}}{\text{I}_{\text{BATTERY DRAIN}}} = \frac{550 \text{ mA-hr}}{37.8 \text{ mA}}$$

= 14.3 hr, typical

As a comparison, a carbon-zinc 9 V battery is rated at only 125 mA-hr, giving a typical battery life of only 3.24 hr.

SOMETIMES SIMPLEST ISN'T BEST

In some cases it is not advantageous to design the calculator with a 9 V battery system. If the calculator is to be marketed in an area of the world where 9 V replacements are difficult to find, or a unique form factor is required to optimize overall calculator shape or size, alternate battery systems may be preferable.

Rechargeable systems are usually more cost effective as two, three or four cell systems. If it is decided to market both throw-away and rechargeable models of the same calculator, the battery system should allow the use of all the same hardware in both models; this means both primary and secondary batteries should be essentially the same form factor and voltage. N, AA and AAA cells all meet that requirement, and are often used in handheld calculators. Alkaline N and AAA cells are usually rated around 550 mA-hr and AA at over 1500 mA-hr. Nickel-cadmium cells supply about one third the capacity of physically equivalent alkaline cells, e.g., AA nickel-cadmium cells are rated about 500 mA-hr.

THE TWO CELL SYSTEM

Figure 3 shows the MM5760 in a two cell battery system. All the display and MOS current must be converted up to the 6.5 V to 9.5 V range needed to drive the MM5760.




Figure 3. Two Cell Battery System

The DC-DC converter must supply greater than V_{SS} -6.5 V with an input voltage range of 2.2 V to 2.5 V for nickel-cadmium cells or 2.2 V to 3.0 V for alkaline. Battery drain will be increased due to the voltage conversion and efficiency of the converter.

$$I_{BATTERYDRAIN} = (I_{DD} + I_{DISPLAY}) \frac{(V_{CONVERTER})}{(V_{BAT}) (E_{FF}CONVERTER})$$

(I_{DD} + I_{DISPLAY}) will be the same as the 9 V case.

Assume the DC-DC converter has a nominal output voltage of 8.0 V, and an efficiency of 75%:

$$I_{BATTERYDRAIN} = (37.8 \text{ mA}) \left(\frac{8.0 \text{ V}}{2.6 \text{ V}} \right) \left(\frac{1}{0.75} \right) = 155.1 \text{ mA}$$


If two AA alkaline cells were used, average battery life would be (1500 mA-hr/155.1 mA), or just over 9.6 hours; 500 mA-hr nickel-cadmium batteries would typically give 3.2 hours between recharges.

THREE CELLS INCREASE EFFICIENCY

Three cell systems provide a significant improvement in efficiency by reducing the converted power compared to a two cell system. Three cells have a minimum operating voltage of roughly 3.3 V. By using a bipolar segment driver chip to supply the required segment current at a low voltage, the display current loop can be separated from the higher-voltage MOS current path and operated directly off the three cell battery system. Now the low MOS supply current is the only component magnified by the voltage conversion, and the total power efficiency is greatly enhanced.

Figure 4(a) schematically shows the display interface of a three cell system. The DS8867 Segment Driver is quaranteed to supply a minimum of 8 mA of peak segment current to the LED display at an output voltage of 2.3 V (or higher) with respect to the negative terminal of the battery. The 2.3 V must be divided between the LED and "ON" digit driver output voltage; single output transistor (non-darlington) types of bipolar digit drivers such as the DS8868, DS8873, DS8973 or DS8879 have worst-case "ON" voltages of 0.5 V or less. With both worst-case digit and segment drivers, the LED will have 2.3 V - 0.5 V = 1.8 V as an "ON" voltage. GaAsP displays like the NSA1198 and NSA1298 show typical voltage drops of around 1.65 V at 10 mA of segment current on their data sheets. (If all worst-case components, including the LED were combined, a reduction in peak current could occur at minimum battery voltage.) For nine digit calculators using the NSA1198 and NSA1298 displays, the minimum peak current required for reliable operation is 3.0 mA/segment and 5.0 mA/segment, respectively, well below actual limits even with worst-case components.

To guarantee adequate digit output signals for scanning the keyboard, external series resistors (\sim 2.4k) would be required if DS8873 digit drivers were used rather than the DS8973. Calculators requiring a shift driver, such as the MM5784 or MM5791, use a DS8879 digit driver in three cell systems.






Figure 4 (a) Schematic Diagram, and (b) Block Diagram

With the exception of the MM5758 which is designed specifically to operate with a three cell battery system, all other National Semiconductor single chip calculators have low impedance segment output buffers suitable for driving LEDs directly. In a three cell system they will be capable of over-driving the DS8867. Typical input current to the DS8867 is about 1.5 mA per segment, which unfortunately must be converted up to the VSS supply and therefore does impact battery life to some degree.

Typical battery drain for a display of five "8s" in a three cell system is:

$$I_{BAT} \cong \left\{ \begin{bmatrix} I_{DDMOS} + (I_{SEG\ DRIVE\ MOS}) \begin{pmatrix} Digit\ Duty \end{pmatrix} \begin{pmatrix} no.\ of \\ Segments\ on \end{pmatrix} \end{bmatrix} \cdot \frac{V_{CONVERTER}}{V_{BAT} \cdot EFFCONVERTER} + I_{SEG\ BAT} \begin{pmatrix} Digit\ Duty \end{pmatrix} \cdot I_{BAT} \right\}$$

$$I_{BAT} \cong \left\{ \begin{bmatrix} B_{MA} + (1.5_{MA}) (\frac{5}{9}) (7) \end{bmatrix} \cdot \frac{8.0}{(3.6)(0.75)} + (17_{MA}) (0.1) (5_{Migits}) \begin{pmatrix} 7_{Migit} \\ Digit \end{pmatrix} \right\}$$

$$= 100.49_{MA}$$

Using three AA alkaline cells would give a battery life of (1500 mA-hr/100.5 mA), or almost 15 hours; a 56% improvement over the two cell system for the additional cost of the DS8867 and an additional battery. 500 mA/hr ni-cad cells would provide 5.0 hours of continuous life. Note that this extended battery life is with higher display current than the two cell system, which will result in a brighter display as an added bonus.

FOUR CELL SYSTEM

A four cell battery system offers even higher power efficiency than the three cell system and the additional battery cost is offset somewhat by the removal of the DS867. If the DC-DC converter output voltage is regulated between V_{SS} – 7.5 V and V_{SS} – 9.5 V, segments can be driven directly (Figure 5). Figure 6 shows the system diagram.




Figure 5. Guaranteed Peak Display Current vs. Battery Voltage in a Four Cell Battery System.




Figure 6. Four Cell Battery System

Like the three cell system, only the calculator supply needs to be converted up from the battery voltage. The display current flows in a loop from the positive terminal of the batteries, through V_{SS} and the segment buffers of the calculator chip to the LED, then the digit driver and back to the negative side of the batteries.

Battery drain current with five "8s" displayed is:
$$I_{BAT} = I_{DDMOS} \left(\frac{V_{CONVERTER}}{V_{BAT} \cdot E_{FF}CONVERTER} \right) + I_{DISPLAY}$$

$$\cong (10 \text{ mA}) \left[\frac{8.75}{(4.8) (0.75)} \right] + \left(\frac{8.5 \text{ mA}}{\text{seg}} \right) \left(\frac{7 \text{ seg}}{\text{Digit}} \right) (5 \text{ Digits}) (0.1)$$

$$= 54.0 \text{ mA}$$

Using four AA cells would give a battery life of at least (1500 mA-hr/54.0 mA), or almost 28 hours of continuous use. Four smaller capacity cells could be used to improve the form factor of the finished calculator and still maintain a reasonable battery life. For example, four alkaline N cells would give almost 10 hours of operation.

Table 1.

No. of Battery Cells	Calculator Type	Segment Driver	Digit Driver	DC-DC Converter	Typical Battery Life with AA Alkaline Cell
2 :	Group A	None	DS8872	$2.0 \ V \leqslant V_{IN} \leqslant 3.0 \ V$ $6.5 \ V \leqslant V_{OUT} \leqslant 9.5 \ V$ $I_{OUT} \leqslant -125 \ \text{mA}$	9.6 hours
2	Group B	None	DS8874	$2.0 \text{ V} \le \text{V}_{\text{IN}} \le 3.0 \text{ V}$ $6.5 \text{ V} \le \text{V}_{\text{OUT}} \le 9.5 \text{ V}$ $\text{I}_{\text{OUT}} \le -125 \text{ mA}$	7.7 hours
3	Group A	DS8867	DS8872 or DS8973	$3.0 \text{ V} \le \text{V}_{\text{IN}} \le 4.5 \text{ V}$ $7.2 \text{ V} \le \text{V}_{\text{OUT}} \le 8.8 \text{ V}$ $\text{I}_{\text{OUT}} \le 20 \text{ mA}$	15.0 hours
3	Group B	DS8867	DS8879	$3.0 \text{ V} \le \text{V}_{\text{IN}} \le 4.5 \text{ V}$ $7.2 \text{ V} \le \text{V}_{\text{OUT}} \le 8.8 \text{ V}$ $\text{I}_{\text{OUT}} \le -20 \text{ mA}$	15.0 hours
3	MM5758	DS8867	DS8868	$3.0 \text{ V} \le \text{V}_{\text{IN}} \le 4.5 \text{ V}$ $7.2 \text{ V} \le \text{V}_{\text{OUT}} \le 8.8 \text{ V}$ $\text{I}_{\text{OUT}} \le -25 \text{ mA}$	14.5 hours
4	Group A	None	DS8872 or DS8974	$4.4 \text{ V} \leq \text{V}_{\text{IN}} \leq 6.0 \text{ V}$ $-7.5 \text{ V} \leq \text{V}_{\text{OUT}} \leq -9.5 \text{ V}$ $\text{I}_{\text{OUT}} \leq 20 \text{ mA}$	28.0 hours
4	Group B	None	DS8876	$4.4 \text{ V} \leqslant \text{V}_{\text{IN}} \leqslant 6.0 \text{ V}$ $-7.5 \text{ V} \leqslant \text{V}_{\text{OUT}} \leqslant -9.5 \text{ V}$ $\text{I}_{\text{OUT}} \leqslant 20 \text{ mA}$	23.5 hours
9 V	Group A	None	DS8873 or DS8864	None	14.0 hours
9 V	Group B	None	DS8874	None	11.3 hours

Group	Α	Calculators
-------	---	-------------

MM5737 MM5762 MM5738 MM5763 MM5739 MM5764 MM5760 MM5767 MM5769

Group B Calculators

MM5784 MM5791

Calculators



USING STANDARD NATIONAL CALCULATORS IN INDUSTRIAL AND MICROPROCESSOR APPLICATIONS

It is frequently desirable to utilize a calculator component in non-calculator applications. Because of their low cost, these devices represent a cost effective method of sophisticated number processing. A few hints that are worthwhile to keep in mind when applying calculators are listed below.

KEYBOUNCE AND NOISE REJECTION

The National line of calculators are designed to interface with low-cost keyboards, which are often the least desirable from a false or multiple entry standpoint.

When a key closure is sensed by the calculator, an internal time-out is started. Any voltage perturbations of significant magnitude which occur on the Key Input Lines during the time-out will reset the timer to zero. A key is accepted as valid only after a noise-free time-out period: noise that persists indefinitely will inhibit key entry. Key releases are checked in the same manner.

READY SIGNAL OPERATION

The Ready signal indicates calculator status. When the calculator is in an "idle" state, the output is at a logical high level (near VSS). When a key is closed, the internal key entry timer is started. Ready remains high until the time-out is complete and the key entry is accepted as valid. As the calculator begins to process the key, Ready goes low (near VDD).

Ready remains at a low level until the function initiated by the key is complete and the key is released and timed out. The low-to-high transition indicates the calculator has returned to the "idle" state and a new key can be entered. Figure 1 shows the relationship between keyboard entries and Ready.

Ready can be very helpful in a non-calculator application. It can be used in the following manner:

- 1) Whenever Ready is at a logic high, enter keys.
- 2) Whenever Ready is at a logic low, inhibit all keys and wait.
- The transition from low to high indicates that an external machine can change states. Also, after a period of time, the display is valid and can be sampled.

ZERO SUPPRESSION

All calculators have some form of zero suppression. For left-justified displays, it is trailing zero suppression which is relatively easy to implement and fast. Right-justified displays require leading zero suppression. While this doesn't require much more logic, it is much slower. This can play an important role in using a calculator which must transfer results to other logic elements. After Ready goes high, it can take up to 7 word times before the segment information is correct. Consult Table I for specifics.

Figure 2 illustrates circuits for accomplishing the speed-ups given in Table I.





FIGURE 1. Functional Description of Ready Signal and Key Entry



If the inverter is unavailable, a CD4016 and resistor suffice.




FIGURE 2. Calculator Speed Up Circuits

In many cases, a calculator circuit can be applied in a microprocessor system to eliminate the necessity of writing extensive floating point software routines. Figure 3 shows such a system developed for a SC/MP microprocessor. Due to variations in power supply voltages and logic levels between SC/MP and the MM5760 Mathematician calculator, a combination of CMOS and low power Schottky components has been used. The MM5760 was chosen for this particular application because 3 other pin compatible calculators, the MM5762, MM5763 and MM5764 (Statistical, Financial and Metric

Conversion) calculators will fit into the same socket and provide different algorithms.

Table II describes these functions and the codes that the SC/MP must present to the input register. SC/MP may operate either in an interrupt driven mode or through the use of the sense input. When programming the SC/MP calculator systems, it is advisable to perform the functions in the same manner as one would when operating the corresponding Novus or National Semi-conductor calculator.

TABLE I

CALCULATOR	NORMAL KEY BOUNCE TIME	DEFEATED KEY BOUNCE TIME	HOW TÖ DEFEAT KEYBOUNCE	READY	DISPLAY CORRECT FOLLOWING READY PLUS	POWER ON CLEAR	LONG CAL	WHEN CAN SEGMENT BE SAMPLED
MM5736, MM5749 MM5757	7–8 words	3-4 words	D4 high during D6	No		No	220 ms	Middle of digits
MM5737	7-8 words	3-4 words	D7 high during D9	Yes	7. words	No	350 ms	Trailing edge of digit
MM5738	7-8 words	3-4 words	D7 high during D9	Yes	7 words	No	350 ms	Trailing edge of digit
MM5739	78 words	3-4 words	D4 high during D9	No		No	300 ms	Middle of digits
MM5758	7 words	4 words	TC high during D3	Yes	0 words	Yes	3.1 sec	Middle of digits
MM5760, MM5762, MM5763, MM5764	9 words down, 16 words up	same	none ·	Yes	0 words	Yes	3 sec	Middle of digits
MM5765	Uses ready			1		Yes	40 ms	
MM5766	Uses ready			l		Yes	40 ms	
MM5780	7-8 words	3-4 words	D7 high during D9	Yes	0 words	No	350 ms	
MM5784	7-8 words	3-4 words	Connect K2 to D9	Yes	7 words	Yes	580 ms	Middle of digits
MM5791	11 words	2 words	Connect K2 to D9	Yes	7 words	Yes	580 ms	Middle of digits
MM5777	7-8 words	3-4 words	D6 high during D7	Yes	5 words	No	300 ms	Trailing edge of digit

TABLE II

CONTROL BYTE			CTION	
(HEXIDECIMAL)			FOR DIGITS	
00-08	MM5760	MM5762	MM5763	MM5764
11	-*		-	_
12	+*	+	+	+
13	÷*		ì	
14	X*	×	×	×
15	-	l	Freq*	KS*
16	TAN	JAL*	Σ	Ft-in
17	SIN	LOAN*	COR	In-mm
18	cos	SAV*	INT	IN-cm
20	1/X	SOD .	Ex	mile-km
21	e×	i*	REMy	Ft-m
22	y×	AMT	V	- '
23	LOG	_	×	MC
24	Ln	γX	REMx	yd-m
25	Vx*	M+	M+	M+*
26	STO*	MR*	MR*	MR*
27	С	C	c	C
41	EN	=	_ =	=*
42	RCL	=+	=+	=+
43	k	CS	cs	cs*
44	•	•	•	•*
45	9	9	9	9*
46	8	8	8	8*
47	7 .:	7	7 '.	7*
48	6	6	6	6*
80	5	5	5	5*
81	4	4	4	. 4*
82	3	3	3	3*
83	2	2	2	2*
84	1	1	1	1*
85	0	0	0	0*
86	ARC*	n*	CA*	_
87	cs	%	%	%*

^{*}Multiple function key-refer to individual data sheets




FIGURE 3. MM5760 SC/MP Interface

Operation of the circuit is straight forward; when the 8-bit control word is applied to the input register, a 9-bit multiplexer is addressed by the lower 4 bits, selecting a digit line. The upper 4 bits then gate the digit output through to the key inputs; the Ready line clears the input register and indicates acceptance to the processor. When the Ready line returns to its original state, another command may be entered. To

receive the output of the calculator, the processor should load the lower 4 digits of the input register with the code corresponding to the digits required and the upper 4 digits with zeroes—the multiplexer output signal then indicates availability of data.

In an SC/MP system, synchronization with data is accomplished by first loading the digit code as described and

immediately entering the HALT state. The multiplexer output then drives the CONTINUE input. On start-up, the processor immediately loads the data.

In the application shown, 7-segment data plus decimal point is output to the data bus. Alternatively, one can use a 7-segment to BCD converter, DM86L25 or MM74C915, to connect the calculator output to BCD data.

A sample flow chart for the microcomputer program is depicted in *Figure 4*.

In summary, a reasonably low cost, low speed, arithmetic capability may be added to most systems using existing calculator components and standard logic.

TABLE III. Hexidecimal Conversion for 7-Segment Output

DIGIT	WITHOUT DECIMAL POINT	WITH DECIMAL POINT
0	3F	BF
1	06	86
2	5B	DB
3	4F **	CF
4	66	E6
5	6D	ED
6	7D	FD
7	07	87
8	7F	FF
9	6F	EF
· •		80
BLANK	00	80

Note: 0.0.0.0.0.0.0. indicates an illegal entry. All decimal points indicate the battery save mode.




FIGURE 4



SECTION 9 CONTROLLER ORIENTED PROCESSOR SYSTEMS (COPS)

COPS



National's Controller Oriented Processor Systems

introduction

National's Controller Oriented Processor Systems provide a low cost solution to low end computing and control problems. Manufactured by NSC's volume proven P-channel MOS/LSI controller process, the COPS offers an attractive, low risk alternative to custom LSI when available development time is short and cost is critical. Single mask programming of the on-chip control ROM allows delivery of prototype devices directly from the calculator production lines.

Architectural features of the COPS permit rapid efficient design and implementation of systems using key or switch inputs and display or printer outputs. Interface circuits in the COPS are designed to allow expansion of system memory and I/O capability without sacrificing the "lowest component count" features of the set.

Elements in the COPS family provide four levels of processing capability from the dedicated MM57140 single chip system with direct display and keyboard interface to the highly flexible MM5782 based multichip systems.

features

- National's COPS feature P-channel metal gate process for lowest cost
- Single power supply operation
- CMOS compatibility
- Serial I/O ports for easy communication between processor and peripheral circuits
- Expandable RAM and ROM
- BCD in/out option for applications flexibility
- Direct interfacing to keyboard and display
- 10 μs instruction cycle
- 4-bit data/8-bit instruction word
- Single mask programmable
- Learn mode programmability

COPS elements

- Automobile displays
- Oven controllers
- Vending machines
- Specialty calculators
- Simple electronic cash registers
- Computing instruments
- Electronic scales
- Printer/display controller
- Appliance controller
- Data terminal controller
- Automated gasoline pumps
- Alpha/numeric programmable calculators

applications

MM5781 - 16k control and ROM element MM57129 - 32k control and ROM element

MM5782 — Memory and processor element

MM5785 — Memory interface to 1024 x 1 RAM devices

MM5788 — Printer interface to Seiko printers
MM5799 — Single chip microcomputer

MM57140 – Single chip microcomputer
DS8664/5/6 – Decoder, digit driver and oscillator

DS8692 — Hex power driver (single)
DS8693 — 8-bit latch and driver (source)

MM57126 – Programmer shift register



MM5781, MM5782 Controller Oriented Processor Systems

general description


The National MM5781, MM5782 is a set of MOS/LSI circuits designed for application in low cost, versatile, dedicated or custom programmed calculator and control systems.

A full capability scientific or business calculator system can be built using only four circuits, plus the keyboard, case, battery and LED display. Application as a printing calculator or in electronic cash registers is possible using National's MM5788 printer interface circuit. Both the basic ROM instruction store and read/write store are expandable.


features

- 2048 x 8-bit ROM, expandable to 8192 x 8
- 640 bits (160 digits) RAM, expandable using MM5785
- 8 parallel outputs, coded as 7-segment + d.p. or RCD
- Serial data I/O for easy interface to peripheral circuits
- 3 general purpose I/O latches
- Blanking output
- 4 strobed key inputs
- 10µs micro-instruction cycle time
- Single power supply operation
- 4-bit data/8-bit instruction words

connection diagrams



Order Number MM5781N See Package 22



Order Number MM5782N See Package 23

absolute maximum ratings

Voltage at Any Pin Relative to VSS (All Other Pins Connected to VSS) Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

V_{SS} +0.3V to V_{SS} -12V =

0°C to +70°C

-55°C to +125°C

300°C

dc electrical characteristics

(0°C to +70°C unless otherwise noted)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage (VSS - VDD)		7.9		9.5	/ V
Operating Supply Current (IDD)	V _{SS} - V _{DD} = 9.5V, T _A = 25°C				
MM5781			-7	-12	mA
MM5782			-15	-25	mA
OSC Input Voltage Levels					
Logical High Level (VIH)	$V_{SS} - V_{DD} = 7.9V$	V _{SS} -1.0			V
Logical Low Level (VIL)	$V_{SS} - V_{DD} = 9.5V$			V _{DD} +1.5	V
OSC Input Resistance to VSS	(Note 3), (Figure 2)				
MM5781 Only (RIN)			3	6	kΩ
INB, K1-K4, F1-F3 Input					
Voltage Levels					
Logical High Level (VIH)	V _{SS} - V _{DD} = 7.9V	V _{SS} -3.2			V
	V _{SS} - V _{DD} = 9.5V	V _{SS} -4.5			· .V
Logical Low Level (V ₁ L)	$7.9V \le V_{SS} - V_{DD} \le 9.5V$			V _{DD} +1.5	V •
INB, K1-K4 Input Current Levels					,
Logical High Level Current (I _{IH})	$V_{IH} = V_{SS} - 3.2V$		'	-350	μΑ
	(LED Display Interface)				
Logical Low Level Current (IIL)	V _{IL} = V _{SS} - 32V	-20		1 1	μΑ
	(Fluorescent Display Interface)				
IRB Input Voltage Levels]	1.		
Logical High Level (V _{IH})	$7.9V \le V_{SS} - V_{DD} \le 9.5V$	V _{SS} -3.5	-		V
Logical Low Level (VIL)	$V_{SS} - V_{DD} = 7.9V$			V _{DD} +2.5	, A
	$V_{SS} - V_{DD} = 9.5V$			V _{DD} +3.0	V 1
I ₁ -I ₈ , SI, SKIP, SYNC and TEST	V _{SS} - V _{DD} = 7.9V				
Input Voltage Levels					
Logical High Level (V _{IH})		V _{SS} -1.2			V
Logical Low Level (V _{IL})				V _{SS} -4.0	V
DO 1, DO 2 and DO 4 Output					
Voltage Levels	5 450				
Logical High Level (V $_{ m OH}$) Logical Low Level (V $_{ m OL}$)	R _L = 150k, to V _{DD}	V _{SS} -1.0		V _{SS}	V
Logical High Level Current (IOH)	l _{OL} = 3μA V _{OH} = V _{DD} + 1.5V,	V _{DD}		V _{DD} +0.5	V
=39.00gi. Eaver ourself (IOH)	V _{OH} - V _{DD} + 1.5V, V _{SS} - V _{DD} = 7.9V			-260	μΑ
Market Control of the	-33 -UD 7.54			l İ	

dc electrical characteristics (con't)

(0°C to +70°C unless otherwise noted)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OO 3 Output Voltage Levels					
Logical High Level (VOH)	RL = 150k, to VDD	V _{SS} -1.0		VSS	V
Logical Low Level (VOL)	$I_{OL} = 3\mu A$	V_{DD}		V _{DD} +0.5	V
Logical High Level Current (IOH)	Battery Low "OFF"			ļ	
	$V_{OH} = V_{DD} + 3V$, $V_{SS} - V_{DD} =$	-1.3		-0.3	mA
	9.5V				
	$V_{OH} = V_{DD} + 2.5V$, $V_{SS} - V_{DD} =$	-1.0		-0.4	mA
	7.9V		•		
	Battery Low "ON"				
· · · · · · · · · · · · · · · · · · ·	$V_{OH} = V_{SS} - 3V$, $V_{SS} - V_{DD} =$			-0.3	mA
	7.9V				
	$V_{OH} = V_{SS} - 3V$, $V_{SS} - V_{DD} =$			-0.4	mA
	9.5V				
a through S _a and S _D Output Current	LED Display Interface to DS8867				
_evels					
Logical High Level Current (IOH)	V _{OH} = V _{DD} + 5.4V			-500	μΑ
Logical Low Level Current (IOL)	V _{OL} = V _{DD} + 0.5V	-1		1	μΑ
203:00: = 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0:	Fluorescent Display Interface				
Logical High Level Current (IOH)	V _{SS} – V _{DD} = 7.9V, V _{OH} =			-300	μΑ
200	V _{SS} – 6V	1			
Logical Low Level Current (IOL)	V _{OL} = V _{SS} - 32V, R _{EXT} = 150k	-20			μΑ
	to V _{GG} = V _{SS} – 35V				
1 – I8, S0, SYNC and SKIP Output	Vss - Vpp = 7.9V				
Voltage Levels	1 133 100 //31				
Logical High Level (VOH)	ΙΟΗ = -100μΑ	V _{SS} -0.5		VSS	V
Logical Low Level (VOL)	I _{OL} = 15µA	V _{DD}		V _{DD} +3.7	V
F1 — F3 Output Voltage Levels	$7.9V \le V_{SS} - V_{DD} \le 9.5V$	V 15		-	· V
Logical High Level (VOH)	$I_{OH} = -30\mu A$	V _{SS} -1.5		V _{DD} +1.0	V
Logical Low Level (VOL)	$I_{OL} = 3\mu A$,	VDD+1.0	•
F4 (BLK) Output Voltage Levels	$7.9V \le V_{SS} - V_{DD} \le 9.5V$. 50
Logical High Level (VOH)	I _{OH} = -0.5 mA	V _{SS} -1.5			V
Logical Low Level (VOL)	I _{OL} = 5μA			V _{DD} +1.0	V
Voltage Levels for All Outputs into	l a said a said a said a said a said a said a said a said a said a said a said a said a said a said a said a s				
CMOS Level					
Logical High Level (VOH)	I _{OH} = -10μA	V _{SS} -0.5		VSS	\
Logical Low Level (VOL)	R _L = 200k (to V _{DD})	VDD		V _{DD} +0.5	· V
Maximum Allowable Keyboard					
Closed Key Resistance Using INB,					
F1—F3 or K1—K4 as Inputs			1		
	LED Display Interface			200	Ω
RKEY	Fluorescent Display Interface			50	kΩ
RKEY	Trublescent Display Interface		<u> </u>		L

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OSC Input Frequency (1/tp)		320		400	kHz
OSC Input Duty Cycle		46	56	66	%
OSC Input Transition Times	(Note 3), (Figure 2)		1 1 1 1 1		
Fall Time (tf)	$C_L = 25 \text{ pF}$, $R_L = 6 \text{ k}\Omega$, to V_{SS}	i		50	ns
Rise Time (t _r)	RC = 0.15µs		1	350	ns
SYNC Input Timing (Bit Time)				1	
Interval Time (tb)		10	l	12.5	μς
Hold Time (tosch)		100		1	ns
High-to-Low Set-Up Time (tst!)		680			ns
Low-to-High Set-Up Time (tsth)	1	100			ns
K1 - K4, INB, F1 - F3 Input		I			
Timing		1	· ·		
Set-Up Time (t _{sk})		6.5			μs
Hold Time (thk)		1.0	,		μs
SKIP Input Timing			,		
Set-Up Time (t _{sx})		280			ns
Hold Time (thx)		1.0			μs
IRB, I ₁ — I ₈ Input Timing	·				
Set-Up Time (tsi)		1.75			μs
Hold Time (thi)	i.	1.0			μs
SKIP Output Propagation Delay (tpdx)	C _{LOAD} = 250 pF			4.4	μs
I ₁ — Ig Output Propagation Delays	CLOAD = 250 pF				
Low-to-High (tpdhi)	EUAD F			3.6	μs
High-to-Low (tpdli)		1		3.0	μs
F1 — F3 Output Propagation Delay	C _{LOAD} = 100 pF			4.4	
(t _{pdf})				7.4	μs
F4 Output Propagation Delay (tpdf)	C _{LOAD} = 50 pF			4.4	
F4 Output Transition Time	-5000 00%			4.4	μs
Rise Time (t _r)	C > 20 - F	1	1		
twie felt	C _{LOAD} ≥ 20 pF	0.3	l	ì	μs



μs

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OSC Input Frequency (1/tp)		320		400	k Hz
OSC Duty Cycle		46	56	66	%
OSC Input Transition Times Rise Time (t_f) Fall Time (t_f)	RC = $0.15\mu s$ C _L = 25 pF , R _L = $6 \text{ k}\Omega$ to V _{SS}			350 50	ns
SYNC Output Cycle (t _b , Bit Time)	$320 \text{ kHz} \le f_{OSC} \le 400 \text{ kHz}$	10		12.5	μs
SYNC Output Timing High-to-Low Propagation Delay (tpdsl)	C _L = 250 pF	0.1		1.65	μs
Low-to-High Propagation Delay		0.1		1.25	μs
(t _{pdsh}) Initial Transition Delay (t _{hs})		0.1		0.8	μs
$I_1 - I_8$, SI and SKIP Input Timing Set-Up Time (t_{SX}) Hold Time (t_{hldx})		1.5 0.5			μs μs
DO 1 $-$ DO 4 and SO Propagation Delay (t_{pddig})	C _L = 100 pF (DO 1 - DO 4) C _L = 250 pF (SO Only)	0.5	·	4	μs
S _a – S _g , S _{dp} Propagation Delay (t _{pdseg})	C _L = 100 pF		: .	6.0	μs
SKIP Output Timing	C _L = 250 pF				
^t pdxh				2.4	μs
^t pdxl t _{hx}		0.1		2.4	μs μs
Interdigit Blanking Time	(Figure 5)	6.5	7.5		μs
T1	$t_b = 10\mu s$,	0.5	1	1	μ ³



38

40

(Figure 5)

Display Blanking

Note 2: SYNC provides a 1 of 4 timing relationship with OSC input, to establish OSC edges as references for the I/O timing. Note 3: OSC output rise time is determined by capacitive loading and programmable pull-up resistor at the MM5781 input, programmed to provide $R_C \le 0.15 \mu s$.

FIGURE 2. MM5782 Input/Output Waveform Timing

functional description

MM5781 CONTROL ROM ELEMENT (CRE)

Sixteen kilobits of ROM are organized as 32 pages of 64 8-bit instruction words each. Eight instruction lines and a SKIP signal interconnect the ROM with the MM5782 MPE circuit. Addressing is by an 11-bit P.C. register with two 11-bit push-down address save registers. Four dynamic switch inputs K1–K4 and a static switch input (INB) allow scanning of up to 56 keys and 14 static switches directly. A sixth input (IRB) drives an internal latch that can be used as a program controlled interrupt function.

There are also three program definable I/O ports (F1 - F3) and an additional blanking output F4. The F1-F4 outputs are latched. Four MM5781's may be used with a single MM5782 without additional interface circuits. Figure 3 shows the MM5781 logic diagram.




FIGURE 3. MM5781 Control and ROM Element

MM5782 MEMORY AND PROCESSOR ELEMENT (MPE)

The MPE contains 640 bits of RAM organized as 10 16-digit registers. Other register lengths are possible under control of the program. The RAM is addressed by the 8-bit B register. The upper 4 bits (B_{r}) select a particular register and the lower 4 bits (B_{d}) address the 4-bit words with the register.

Arithmetic and logic functions are performed by the 4-bit binary adder with results stored in the accumulator. The C flip-flop is used for carry bit storage, display decimal point location, and may be utilized to control the skip instruction.

Digit timing information for external keyboard scanning and for driving displays is encoded into a 4-bit code and presented on the DO1–DO4 lines. Eight outputs are decoded by the segment PLA and brought out as 7 segments, BCD, or individually set outputs under program control. Display output timing is shown in Figure 5.

Serial data may be transferred from and into the accumulator A on the Serial Input (SI) and Serial Output (SO) lines. Decimal point position for serial data is given on S_p .

The MM5782 logic diagram is shown in *Figure 4*. Tables I and II list the instruction set and corresponding ROM Codes for the MM5781, MM5782 System.

TYPICAL CALCULATION TIMES

System calculation times will vary with the programmed algorithms. The formulas listed reflect one method.

■ Time to add or subtract two numbers:

 $T = ((2N + 20) M + 5N + 10) t_b$

N = number of digits per register

 t_b = bit time = 10μ s nominal

M = number of shifts required to align decimal point

■ Time to multiply two N-Digit numbers:

 $T = ((5N + 15) P + (4N + 20) N + 10) t_b$

P = sum of multiplier digits, i.e., if multiplier = 3211,<math>P = 3 + 2 + 1 + 1 + = 7

■ Time to divide two N-digit numbers:

 $T = ((5N + 15) S + (14N + 40) N + 10) t_b$


S = sum of digits in answer, i.e., if answer = 1234,<math>S = 1 + 2 + 3 + 4 = 10

■ Time to enter a BCD number:

T = 13N th

functional description (con't) osc RAM 10 REG X 16 DIGITS X 4-BITS (640) SYNC 4 RAM B ADDRESS (8) 4 BIT PARALLEL BINARY ADDER A ACCUMULATOR → SB/S2 FF SEGMENT PLA ► SD/S8 **►** SE **▶** SF FF MICRO INSTRUCT DECODE SKIP DECODE SERIAL DATA

FIGURE 4. MM5782 Memory and Processor Element



typical applications




FIGURE 6. Typical 10-Digit Scientific Calculator

Typical application of the MM5781, MM5782 set as a scientific calculator is shown in *Figure 6*. The MM5781 may be programmed to interface with most low cost keyboards which are often the least desirable from a false or multiple entry viewpoint.

When a key closure is sensed by the MM5781, an internal timeout may be programmed to occur. Noise voltages of significant magnitude which occur on the K1–K4 inputs cause the timeout period to be restarted. In this way a key closure is accepted as valid only after a predetermined noise-free period of time. Key release may be validated in the same manner.

typical applications (con't)




FIGURE 7. Multi-ROM System (Controller, Etc.)

Versatility of the COP set is illustrated in *Figure 7*, showing a multiple ROM system configured for an industrial controller application.

In this application, Control ROM A is programmed to debounce the keyboard inputs as described above.

Control ROMs B and C utilize the K1-K4 lines as general purpose wired inputs. If additional RAM is required, the MM5785 RAM Interface chip allows up to four 1024 \times 1 RAMs to be accessed through the SI and SO parts of the MM5782.

register and I/O port definitions

TABLE I.

	DESCRIPTIONS	DE	SIGNATIONS
MPE - MEN	MORY AND PROCESSOR ELEMENT		
640-Bit RAf 10 Registers	M x 16 Digits x 4 Bits (r x d x z)		M
8-Bit RAM	Address Register		В
B _r (Reg	ister) B _d (Digit)		
4-Bit Accum	nulator		Α
4-Bit Holdir	ng Register	ļ	Н
1-Bit Carry	Register		C
1 Latched C	Output (Decimal Point)	•	Sp
4 Latched D	Digit Outputs	ŀ	DO4-DO1
	egment Outputs: ecoded to 7-Segment Outputs		S _a -S _g
Serial Input	and Output	ļ	SI-SO
CRE CON	ITROL AND ROM ELEMENT		
16,384-Bit I	ROM	1	18-I1
11-Bit Progr	am Address Register		Ρ
	P _p (P11 – P7) P _W (P6 – P1)		
2 x 11-Bit P	rogram Address Save Registers		S _{A1} -S _{A11} S _{B1} -S _{B11}
4 General Po	urpose Flags (Latched)		F1-F4
4 Keyboard	Inputs		K1-K4
Static Switc	h Input		INB
Interrupt in	put		IRB

standard instructions

	MNEMONIC	DATA FLOW	STATUS - SKIP IF	DESCRIPTION
	EXC (r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r$		Exchange data word at M(B) with A EXCLUSIVE-OR B_r with r. $r = 0, 1, 2, 3$
rations	EXC —(r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r, B_d - 1 \rightarrow B_d$	B _d → 15	Exchange and decrement B_d EXCLUSIVE-OR B_r with r
Jigit Ope	EXC +(r)	$A \leftrightarrow M$ (B) $B_r \oplus r \rightarrow B_r$, $B_d + 1 \rightarrow B_d$	B _d → 0 or B _d → 13	Exchange and increment B _d EXCLUSIVE-OR B _r with r
Memory Digit Operations	MTA (r)	$M (B) \to A$ $B_r \oplus r \to B_r$		Load accumulator with data word at M (B) EXCLUSIVE-OR B _r with r
	LM (Y)	$Y \rightarrow M (B)$ $B_d + 1 \rightarrow B_d$		Load memory with Y, Y = 0, 1, 2, 15 Increment B_d
Memory Bit Operations	SM (Z)	1 → M (B, Z)		Set bit Z of M (B), Z = 1, 2, 4, 8
nory	RSM (Z)	0 → M (B, Z)		Reset bit Z of M (B)
Mer	TM (Z)		M (B, Z) = 0	Test bit Z of M (B), skip if zero
ions	LB (r, d)	$r \rightarrow B_r, d \rightarrow B_d$		r = 0, 1, 2, 3. d = 0, 11, 12, 13, 14, 15 Load B register. Successive LB's are ignored
s Operat	LBL (I)	$18-5 \rightarrow B_r, 14-1 \rightarrow B_d$		2 microcycle instruction. Load next ROM word into B register
Addres	АТВ	$A \rightarrow B_d$		Transfer contents of accumulator to B_{Cl} register
Memory Address Operations	вта	$B_d \rightarrow A$		Transfer contents of B _d register to accumulator
_	HXBR	H ↔ B _r		Exchange contents of H and B _r registers

standard instructions (con't)

1	MNEMONIC	DATA FLOW	STATUS - SKIP IF	DESCRIPTION
	GO TO	I ₆ — I ₁ → P _W		Load next ROM instruction address. If on
	(GO)	If Pp = 1111X:11110 → Pp		page 368 or 378 reset page address to 368
	CALL	$1_6 - 1_1 \rightarrow P_W, IIIII \rightarrow P_P$ If $P_P \neq IIIIX: S_A \rightarrow S_B,$ $P + 1 \rightarrow S_A$		Call subroutine. If not page 36g or 37g, set page address to 37g. Push down address save registers
	RET	$S_A \rightarrow P$ $S_B \rightarrow S_A, S_B \rightarrow S_B$		Pop up ROM address save registers
	RETS	$S_A \rightarrow P$ $S_B \rightarrow S_A, S_B \rightarrow S_B$	SKIP	RET, then skip next instruction upon return
	LG/GO	Load P		2 microcycle operation, long GO TO, load $\mbox{\sc Pp}$ and $\mbox{\sc P}_{\mbox{\sc W}}$
nctions	LG/CALL	$S_A \rightarrow S_B$, $P + 1 \rightarrow S_A$ Load P		2 microcycle operation. Long call. Load Pp and Pw. Push down address save registers
Control Functions	CALX (N)	In active CRE $-$ P + 1 \rightarrow S _A S _A \rightarrow S _B		2 microcycle operation, N = 1, 2, 3. Call additional CRE (N). Push down address save registers of active CRE. Load P of selected
. *		$0 \rightarrow P$ In selected CRE $ 16 \rightarrow 11 \rightarrow PW$ $0 \rightarrow PP$		CRE (N) from next instruction word
	RTX (0)	In active CRE $-$ P + 1 \rightarrow SA, SA \rightarrow SB		2 microcycle operation. Return to CRE (O) Pop up ROM address save registers in CRE (O).
		0 → P In CRE (O) - SA → P		Push down ROM address save registers of active CRE
	NOD	S _B → S _A		No operation
	NOP			Add M (B) to A, store sum in A
	AD ADD	$M + A \rightarrow A$ $C + M + A \stackrel{?}{\rightarrow} A$ $0 \rightarrow C \text{ if } A < 10$	-	Add carry bit to M (B), add sum to A, store sum in A
		1 → C if A ≥ 10	A < 10	Set C if $A \ge 10$, reset C if $A < 10$
-	SUB	$M + \overline{A} + C \rightarrow A$		Subtract A from M
<u>«</u>		Overflow → C	Overflow	Overflow to C
. rijo	COMP	Ā→A		One's complement of A to A
pera	0TA	0 → A		Clear accumulator
Arithmetic Operations	ADX (Y)	$A + Y \rightarrow A$	No overflow, Y ≠ 6	Add constant (Y) to A, store sum in A $Y = 1, 2, \dots 15$
Arit	нха	H↔A		Exchange contents of H register with A
	TAM		A = M (B)	Compare contents of A to M (B), skip if A = M (B)
	sc	1 → C		Set C register
	RSC	0 → C		Reset C register
	тс		C = 0	Skip if C = 0
	BTD	B _d → D04 – D01		Transfer contents of B _d to digit output latches
	DSPA	$A \rightarrow S_a - S_d$ $0 \rightarrow S_e - S_g$	gradient de de de de	A4-A1 to output latches, directly to outputs $S_a - S_d$ 0 to outputs $S_e - S_g$
Output	DSPS	$C \to S_p$ $A \to S_a - S_g$		C to S _p latch A to output latches, 7-segment decoded to S _a –S _g
Input/Output	AXO	$C \to S_p$ $SI \to A$		C to S _p latch Exchange accumulator with serial input/output
	LDF	A → SO 1 → F (N)		N = 1, 2, 3, 4. Load F (N) from next instruction word 2 microcycle instruction
	TIN		INB = 1	Test INB. Active state of input is programmable
	TK (N)	if F4 = 0	K (N) = 1	N = 1, 2, 3, 4. Active state of input is programmable
Input Test	IN (IN).	if F4 = 1	F (N) = 1	N = 1, 2, 3
-	1	1 117 - 1	1 ' ''' '	
ad.	ТКВ		K (N) = 1	N = 1, 2, 3, 4. Skip if any K input active

operation codes

TABLE II.

				TABLE I	1.		
	OF	CODE	***************************************	1	MNEM	ONIC	
l ₈ l ₇	16 15	14 13	12 11	00	01	10	11
00	XX	00	- 00	NOP.	DSPA	COMP	OTA
00	XX	0.0	01	HXB _r	DSPS	AXO	HXA
00	XX	00	10	ADD	AD	SUB	TAM
00	XX	00	11	SC	LBL	RSC	LDF
00	XX	01	00	TK1	TK2	TK3	TK4
00	XX	01	- 01	TIR	TKB	BTD	TIN
00	XX	01	10	MTA (r)			
00	XX	01	11	EXC (r)			
00	XX	10	00	EXC- (r)	,		
00	XX	. 10	01	EXC+ (r)			
00	XX	10	10	LB (r, 0)			
00	XX	10	11	LB (r, 11)			
00	XX	11	00	LB (r, 12)			
00 .	XX	11	.01	LB (r, 13)			
00	XX	. 11	10	LB (r, 14)			
00	XX	11	11	LB (r, 15)			
01	00	00	ХX	RET	RETS	RSM (8)	ВТА
01	00	01	XX	TM (1)	TM (2)	TM (4)	TM (8)
01,	00	10	XX	RSM (1)	SM (1)	SM (8)	RSM (4)
01	00	. 11	XX	RSM (2)	TC	SM (2)	SM (4)
01	01	00	xx	АТВ	ADX (1)	ADX (2)	ADX (3)
.01	01	01	xx	ADX (4)	ADX (5)	ADX (6)	ADX (3)
01	01	10	XX	ADX (8)	ADX (9)	ADX (10)	ADX (11)
01	01	. 11	XX	ADX (12)	ADX (13)	ADX (14)	ADX (15)
01	10		xx	- CALX	LG (35, 34)	LG (33, 32)	LG (31, 30)
01	10	01	xx	LG (27, 26)	LG (25, 24)	LG (23, 22)	LG (31, 30)
01	10	10	ХХ	LG (17, 16)	LG (15, 14)	LG (13, 12)	LG (21, 20)
01	10	11 .	xx	LG (7, 6)	LG (5, 4)	LG (3, 2)	LG (1, 0)
01	11	00	xx	LM (0)	LM (1)	LM (2)	LM (3)
01	11	01	XX	LM (4)	LM (5)	LM (6)	LM (3)
01	11	10	xx	LM (8)	LM (9)	LM (10)	LM (11)
01	11	11	xx .	LM (12)	LM (13)	LM (14)	LM (11)
10	XX	XX	xx	CALL		• • • •	(,
11	XX	XX	xx	GO			



MM5785 RAM interface chip

general description

The MM5785 provides the required level conversion between the MM5782 or MM5799 Controller Oriented Processors and external RAM memory. It is intended for use with the MM74C930 and MM2102 1k RAMs as a means of expanding system data storage capability.

The MM5785 RAM Interface Element allows direct connection of four 1024 x 1 organized read/write memories to the processor. *Figure 1* is a block diagram of the element. Additional interface elements may be added using decoded digit lines from the decoder/driver as chip selects.

The chip contains a 9-stage address and control bit holding register, a 6-bit incrementing register, control logic and data buffers. A power-on sequence resets all registers when power is applied. (Figure 5.)

In operation, the chip select is energized and a synchronizing bit followed by the R/W mode select bit, four chip select bits (CSA-CSD), and the register select address bits (A9-A6) are shifted into the holding register (R) through the DIN input port. The 6-bit address register then sequentially addresses each of the 64 bits


within the selected register. In the Write mode, data to be stored is transferred from the processor on the DIN line and outputted to the memory on the DOR line. When reading, data flow is from the memory chip to the DIR pin. The data is buffered and shifted out to the processor on the DO line. All registers are cleared when the address sequence is complete.

Four to sixteen line decoding of the CSA—CSD lines allows addressing of as many as sixteen 1024-bit RAMs using a single MM5785. When interfacing memory circuits such as the MM74C930 or MM2102 to the MM5785, one transistor is required for the CSR (BAM control) line as shown in Figure 2.

features

- Directly interfaces the MM5782 and MM5799 Controller Oriented Processors to external RAM
- Compatible with low power CMOS MM74C130 or low cost MM2102 RAM
- Internal power-on clear

block and connection diagrams CSA-CSD CSA-D osc CONTROL SYNC CSR (BAM CONTROL) SELECT ٧cc A5-0 VDD A5-A0 DIR INPUT DATA FORMAT A9-A6 CSA-CSD BIT NO. FIGURE 1. MM5785 RAM Interface Element



absolute maximum ratings

operating voltage range

Voltage at Any Pin Relative to VSS VSS + 0.3V to VSS - 12V (All Other Pins Connected to VSS) Ambient Operating Temperature $0^{\circ}C$ to $+70^{\circ}C$ Ambient Storage Temperature $-55^{\circ}C$ to $+150^{\circ}C$ Lead Temperature (Soldering, 10 seconds) $300^{\circ}C$

 $7.9V \le V_{SS} - V_{DD} \le 9.5V$, $4.5V \le V_{CC} - V_{DD} \le 5.5V$ (VSS is always the most positive supply voltage)

dc electrical characteristics (TA = 25°C)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS	
IDD	Operating Supply Current	V _{DD} = V _{SS} - 9.5V		8	15	mA	
Icc	Operating Supply Current	Capacitive Loading Only			100	μΑ	
Icc	Peak Current	C _L = Max, R _L = Open Circuit, Duration = 400 ns			33	mA	
	OSC Input Levels			* .			
v_{IH}	Logical High Level	V _{DD} = V _{SS} - 7.9V	V _{SS} -1.0			· V	
VIL	Logical Low Level	$V_{DD} = V_{SS} - 9.5V$			V _{DD} +1.5	V	
	DIN, SYNC Input Levels				* .		
v_{IH}	Logical High Level	V _{DD} = V _{SS} - 7.9V	V _{SS} -1.2			V	
V_{IL}	Logical Low Level	$V_{DD} = V_{SS} - 9.5V$			V _{SS} -4.0	٧	
	DIR Input Levels						
v_{IH}	Logical High Level		V _{DD} +2.0			V	
VIL.	Logical Low Level				V _{DD} +0.4	V.	
	Select Input Levels						
v_{IH}	Logical High Level	V _{DD} = V _{SS} – 7.9V	V _{SS} -3.2			V	
V_{IL}	Logical Low Level	$V_{DD} = V_{SS} - 9.5V$	V _{SS} -4.5		V _{DD} +1.5	· V	
		, and the second			V _{DD} +1.5	V	
ПН	Input Current Level	V _{IH} = V _{SS} - 3.2V					
		V _{DD} = V _{SS} - 7.9V	-350			μΑ	
	CSR Output Levels						
v_{OH}	Logical High Level	I _{OH} ≤ −100 μA	V _{DD} +0.8			V	
VOL	Logical Low Level	I _{OL} ≤ 10 μA			V _{DD} +0.25	V	
	DOR, WE, CS 1, A0-A9						
	and CSA—CSD Output Levels						
VOH	Logical High Level	I _{OH} ≤ −250 μA	V _{CC} -1.0			V	
v_{OL}	Logical Low Level	I _{OL} ≥ 10 μA			V _{DD} +0.5	V	
	DO Oùtput Levels						
v_{OH}	Logical High Level	$V_{DD} = V_{SS} - 7.9V$					
.,		I _{OH} ≤−100 μA	V _{SS} -0.5	,		V	
v_{OL}	Logical Low Level	$V_{DD} = V_{SS} - 7.9V$					
		$I_{OL} \ge 25 \mu A$			V _{DD} +3.7	V	

ac electrical characteristics

PARAMETER OSC Input Frequency (1/t _p)		CONDITIONS	MIN	ТҮР	MAX	UNITS kHz	
			320		400		
	OSC Duty Cycle	(Figure 3)	46	56	66	%	
•	OSC Input Transition Times						
tr	Rise Time	RC = $0.15 \mu s$			350	ns	
tf	Fall Time	$C_L = 25 pF$, $R_L = 6 k\Omega$			50	ns	
	SYNC Input Timing	(Figure 3)					
tB	Interval/Bit Time	Triguite Sy	10.0		12.5	, μs	
tosch	Hold Time		100			ns	
t _{st} L	High-to-Low Set-Up Time		680			ns	
t _{stH}	Low-to-High Set-Up Time	•	100			ns	
	DIN Input Timing						
t _{stn}	Set-Up Time		2.5			μs	
thn	Hold Time		1.0	* .		μs	
,,,,	DIR Input Timing	C _L ≤ 50 pF					
t _{str}	Set-Up Time	0 7 2 2 2 b	2.5			μs	
thr	Hold Time		1.0			μs	
	SELECT Input Timing	C _{LOAD} ≤ 100 pF,					
	The SELECT Input is normally	(Figure 4)					
	75 bits wide and envelopes	, ige.o					
	the DIN input. The DOR out-						
	put is the logical-OR of					,	
	SELECT and DIN	1			,		
	DOR, A0-A9 Output Propaga-	CLOAD = 250 pF	ľ				
	tion Delays						
tpdL,					5.0	μs	
t _{pdH}		No. 10 Percentage of the Control of) / · ·		
	CSA-CSD Output Propaga-	CLOAD = 100 pF					
	tion Delays						
^t pdL					5.0	μs	
^t pdH					10.0	μs	
	WE and CS 1 Output Propaga-	C _{LOAD} = 250 pF					
	tion Delays						
tpdL,			_		2.5	μs	
^t pdH	y %						
	DO Output Propagation Delays	CLOAD = 100 pF					
tpdL,					2.5	μs	
tpdH							
	VSS Power "ON" Time						
tpo		(Figure 5)			1.0	ms	

functional description




FIGURE 2. Hand-Held Calculator with Battery Augmented Memory (BAM)


A power-on sequence is necessary to clear all registers and condition the MM5785 for data entry. Timing is described in *Figure 5*. Select must be toggled once before starting.

An interface circuit is required in a non-volatile battery back-up system using the MM74C930. An example is shown in *Figure 6*. Before the MM5785 is selected, PON is at a logical high level, Q1 is "OFF," and the

RAMs are disabled. If system power is removed, VSS collapses to Gnd, Q1 remains "OFF" so that false data cannot be entered during power up.

During normal operation, P_{ON} is in a logical low state and when the MM5785 is selected, Q1 turns "ON" to enable the RAMs. R_{\perp} is chosen from the CSR I_{OH} spec to insure saturation of Q1. CSR timing is shown in Figure 5.

functional description (Continued)




(b) Read Mode (WE at Logical High Level. A0-A9, CSA-CSD and CS1 have Same Timing as Write Mode)

Note 1. Osc input duty cycle =
$$\frac{t_1}{t_1 + t_2} = \frac{t_1}{t_p}$$

Note 2. SYNC provides a 1 of 4 timing relationship with osc input, to establish osc edges as references for I/O timing.


FIGURE 3. Input/Output Waveform Timing




Start bit is always positive logic "1," logical high level The above pattern indicates a write condition with CSA selected.

FIGURE 4. Typical Bit Pattern

functional description (Continued)







MM5788 printer interface chip

general description


The MM5788 is an MOS/LSI device designed to interface the National Controller Oriented Processor sets with various rotating drum and start-stop printers, as shown in *Figure 1*. It will drive up to 20 parallel print columns, with controls for ribbon color, paper feed, and paper take-up. An additional 4-bit output port provides a 1 kHz tone signal and there are three general purpose outputs under control of the processor.

The MM5788 can also be used as a general purpose I/O chip. In this mode, ten column drivers are outputs and nine function as input/output ports, all under program control.

features

- Capable of driving Seiko Models 102, 104, 210, 220, 101T, 310 and 320 (20 columns)
- Paper feed inhibit for overprinting
- Multiple paper feeds (up to 15)
- Tone output for audio bleep under program control
- Internal power "ON" clear
- Single power supply operation
- TRI-STATE® handshake acknowledge to allow multiple MM5788's and other peripherals to be intermixed for system expansion
- General purpose I/O mode
- On-chip comparators to detect printer timing signals

block diagram



absolute maximum ratings

operating voltage range

Voltage at Any Pin Relative to VSS $\,$ VSS +0.3V to VSS -12.0V (All other pins connected to VSS) Ambient Operating Temperature Ambient Storage Temperature Lead Temperature

0°C to +70°C -55°C to +150°C 300°C $6.5 \leq V_{\mbox{SS}} - V_{\mbox{DD}} \leq 9.5 V$ (VSS is always the most positive supply voltage)


dc electrical characteristics (Ambient Operating Temperature)

PARAMETER		CONDITIONS		TYP	MAX	UNIT	
DD	Operating Supply Current	T _A = 25°C					
		V _{DD} = V _{SS} -9.5V		. 10 .	1	mA	
	OSC Input Levels						
۷ін	Logical High Level	V _{DD} = V _{SS} -6.5V	V _{SS} -0.8			V	
		V _{DD} = V _{SS} -7.9V	V _{SS} -1.0			v	
VIL	Logical Low Level	$V_{DD} = V_{SS} - 9.5V$			V _{DD} +1.5	/ v	
_	SYNC, DATA, and C2 through						
	C10 Input Levels		1				
۷ін	Logical High Level	V _{DD} = V _{SS} -6.5V	V _{SS} -1.0			l v	
• 10	Logical Fig. Lots.	V _{DD} = V _{SS} -7.9V	V _{SS} -1.2			l v	
۷ıL	Logical Low Level	V _{DD} = V _{SS} -9.5V	33		V _{SS} -4.0	V	
		33			"		
	CS (Chip Select) Input Levels Logical High Level	V _{DD} = V _{SS} -6.5V	V _{SS} -2.0			v	
٧ІН	Logical High Level	V _{DD} = V _{SS} = 7.9V	V _{SS} -3.2			ľ	
		V _{DD} = V _{SS} 7.5V V _{DD} = V _{SS} -9.5V	V _{SS} 3.2			ľ	
۷IL	Logical Low Level	$V_{SS} = 9.5V \le V_{DD} \le V_{SS} = 6.5V$	133		V _{DD} +1.0	l v	
IH	Input Current	V _{DD} = V _{SS} -7.9V			100		
IH	mpat sarrent	V _{IH} = V _{SS} -3.2V	-350			μА	
		VIH VSS 5.24				"	
	PF, RRIB, PRG, PTU and PRM		1				
	Output Levels	, , , , , , , , , , , , , , , , , , ,	0.7				
ОН	Logical High Level	V _{OH} = V _{SS} -0.9V,	-0.7			mA	
		V _{DD} = V _{SS} -7.9V			-3.0		
		V _{OH} = V _{SS} -0.9V,			-3.0	mA	
		V _{DD} = V _{SS} -9.5V					
	C1 through C20 Output Levels		4				
ОН	Logical High Level	$V_{OH} = V_{SS} - 0.9V$	0.7			mA	
		V _{DD} = V _{SS} -7.9V	1				
		$V_{OH} = V_{SS} - 0.9V$			-3.0	mA.	
		V _{DD} = V _{SS} -9.5V					
	T _p , T _r Input Levels						
۷ін	Logical High Level		V _{DD} +0.3			V	
٧IL	Logical Low Level	·			V _{DD} +0.1	v	
	AK Output Levels		1			` `	
۷он	Logical High Level	V _{DD} = V _{SS} -6.5V	V _{SS} -0.9			/ v	
	•	I _{OH} < 100μΑ					
VOL	Logical Low Level	$V_{SS} = 9.5V \le V_{DD} \le V_{SS} = 6.5V$			V _{SS} +3.7	V	
		1 _{OL} < 25μΑ					
	X0, X1, X2 and X3						
	Output Level						
ОН	Logical High Level	V _{OH} = V _{SS} -0.9V,	-0.7			mA	
		V _{DD} = V _{SS} -7.9V					
		V _{OH} = V _{SS} -0.9V,			-3.0	mA	
		V _{DD} = V _{SS} -9.5V					
	AK TRI-STATE Outputs						
ОН	Unselected Level	V _O = V _{SS} -0.5V, CS = V _{IH}	-10		+10	μΑ	
OL	Singificated Ecver	VO = VDD +0.5V, CS = VIH	-10		+10	μΑ	
OL.		יור פפיליפים ממיי	ı '* 1		1	1 ~~	

ac electrical characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
tb	Bit Time	(Figure 5)	10		12.5	μς
	OSC Duty Cycle	(Figure 4)	46	56	66	%
1/tp	OSC Input Frequency	(Figure 4)	320		400	kHz
	OSC Input Transition Times	V _{DD} = V _{SS} –9.5V, RC = 0.15μs, (Figure 4)				2
t _r t _f	Rise Time Fall Time		·		350 50	ns ns
^t osch	SYNC Input Timing Hold Time	$V_{DD} = V_{SS} - 7.9V$, (Figure 4)	100			ns
t _{stl}	High-to-Low Set-Up Time	1	680			ns
^t sth	Low-to-High Set-Up Time		100			ns
t _r	CS Input Transition Times Rise Time Fall Time	V _{DD} = V _{SS} –7.9V, (Figure 4)			2.0 10.0	μs
t _{pdl}	High-to-Low Propagation Time				0.5	μs μs
t _{pdh}	Low-to-High Propagation Time		1		2.5	μs
	AK Output Transition Times	$V_{DD} = V_{SS} - 6.5V$, $C_{L} \le 100 pF$, (Figure 5)			2.0	μι
r f	Rise Time Fall Time	, <u>, , , , , , , , , , , , , , , , , , </u>			1.4 2.3	μs μs
pdl	High-to-Low Propagation Time				3	μs
pdh	Low-to-High Propagation Time				2.4	μs
	PF, RRIB, PRG, PTU, PRM, TONE, C1—C20 and X1—X3	V _{DD} = V _{SS} -6.5V, C _L = 100 pF, R _{EXT} = 10k, (<i>Figure 5</i>)			2	μ
r	Rise Time				3	μs
f	Fall Time				4.5	μs
pdl	High-to-Low Propagation Time				4.5	μs
pdh.	Low-to-High Propagation Time			١.	4	μs

connection diagram (Dual-In-Line Package, Top View)



Order Number MM5788N See Package 24

Pin Descriptions

Inputs osc 400 kHz input from system oscillator SYNC SYNC signal input from MM5782 CS - A logical low level enables the chip Data Input for control and data to be printed TP, TR Inputs for synchronizing pulses from the controlled printer Outputs ΑK Handshake output-functions as "READY" flag. Responds to CS with logical high level if ready to accept data in Printer Control Mode. Operates as serial data output in general purpose I/O mode. TRI-STATE PF Paper feed control PTU Paper take up control Individual paper feed controls for dual tape printers such as the PRG PRM Seiko 101T RRIB Ribbon color control X0 - 1 kHz Tone Output under program control X1-X3 General purpose latched outputs under program control C1-C20 - Column drive outputs (BCD digits 1-20 in command data field)

The PF, PTU, PRG, PRM, RRIB and X0—X3 outputs are controlled by command and operand signals from the MPE of the TCS processor set. *Figure 3* shows a timing example. Table I lists the various instruction codes.

functional description

The MM5788 timing is derived from an external 400 kHz oscillator (OSC) which also drives the MM5781, MM5782 processor. Bit synchronization is attained by using the processor SYNC output together with OSC to generate the 100 kHz internal clocks. All interface signals between the MM5788 and the processor are designed to move on the rising edge of OSC and be sampled on the falling edge of OSC.

PROCESSOR HANDSHAKE

The MM5788 receives commands and data serially from the processor. The handshake sequence is as follows: with timing diagram shown in *Figure 2*.

- The processor drives the Chip Select (CS) line to a logic low level state, enabling the TRI-STATE buffer on the MM5788 acknowledge output (AK).
- The AK output responds with a logic high state if ready to accept data or a logic low state if busy.

- If AK is a logic high state, the processor waits for a start window (logic low state) on the AK line. The window is 4-bits wide and is used to synchronize the internal recirculating registers with the incoming data stream. The wait time is from 1 to 36 bit times.
- Upon detection of the start window, the processor sends a serial data stream on the DATA line. This data stream consists of a start bit (logic high state) followed by a 4-bit command, a 4-bit operand, and up to 80 bits (20 digits) of BCD data. The BCD digits 1—20 correspond to column outputs C1—C20, respectively.
- The MM5788, responding to the start bit, shifts in the next 88 bits from the DATA line, drives AK to a low state, decodes and carries out the action specified by the command. The processor need send only the 4-bit command, the Operand and Data fields are optional.

TABLE I. Instruction Codes for MM5788

9 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	co	DE	
INSTRUCTION	OPERAND	COMMAND	DESCRIPTION
Print MOD 310	1000	OXYZ	X = 0 Print Black
Others	0000	OXYZ	X = 1 Print Red
		·	YZ = 00 Feed M, G
			YZ = 01 Feed G
			YZ = 10 Feed M
			YZ = 11 No M,G Paperfeed
Paper Feed	ABCD	10YZ	
Lines Fed			
1	0000		YZ = 00 Feed M,G
15	1000		YZ = 01 Feed G
14	1100		YZ = 10 Feed M
13	1010		YZ = 11 No M,G Feed
12	0111		
11	0100		
10	0110		
9	1101		
8	0011		
7	0010	1	
6	1011		
5	1110		
4	0001		
3	1001		
2	0101		
1	1111		
Read External			Load C2-C10 serially on to AK
XXXX	dddd	1110	
Reset		1	
Model 310, 320	10dd	1111	
102, 104, 210, 220	01 dd	1111	
101T	11dd	1111	
Load	X3X2X1X0	1100	Load Operand X3X2X1X0 into output late
	dddd	1101	Load data field into output buffer register

functional description (con'd)




FIGURE 1. Typical Printing Calculator Application




FIGURE 2. Handshake Timing




FIGURE 3. Timing Example for Printing 123. in Red on Seiko 102 Printer

functional description (con'd)




FIGURE 4. Input Waveform Timing




FIGURE 5. Output Waveform Timing



MM5799 Controller Oriented Processor


general description

The MM5799 is an MOS/LSI device containing all system timing, logic, RAM and control ROM functions required for implementation of a Controller Oriented Processor. It is capable of scanning up to 56 keyboard switches or data may be entered as BCD data words. Eight outputs present information in either BCD or 7-segment plus decimal point format and 4 additional latched outputs provide encoded digit timing information. Serial I/O ports allow expansion of the basic 384-bit RAM store and interface to peripheral equipment such as printers. The circuit is capable of being programmed to perform a wide range of customer specified computation and control functions.

features

- 10µs microinstruction cycle time
- 1536 microinstruction ROM (8-bit instruction set)

- 384-bit RAM (96-digit)
- 5 data or control inputs that provide keyboard scanning or BCD inputs
- Internal power on clear with programmable external override
- Serial input and serial output for data storage expansion or interface with a variety of peripheral interface chips
- 3 general purpose input/output lines plus "blanking" output
- 8 fully programmable outputs (7-segment, BCD, etc.)
- Internal or external oscillator
- Single power supply operation
- Direct segment drive of LED's
- Fully compatible with TCS peripheral interface elements and can be programmed to function as a secondary processor element in TCS system



absolute maximum ratings

Voltage at Any Pin Relative to VSS (All Other Pins Connected to VSS) Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

 V_{SS} +0.3V to V_{SS} -12V

0°C to +70°C -55°C to +125°C 300°C

$\textbf{dc electrical characteristics} \quad 0^{\circ}\text{C} \leq \text{T}_{A} \leq +70^{\circ}\text{C}, 7.9\text{V} \leq \text{V}_{SS} - \text{V}_{DD} \leq 9.5\text{V unless otherwise stated}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage (VSS - VDD)		7.9		9.5	V
Operating Supply Current (I _{DD})	V _{SS} - V _{DD} = 9.5V, T _A = 25°C (Excluding Outputs)		12	18	mA
Osc Input Voltage Levels		ĺ		1	
Logic High Level (VIH)	$V_{SS} - V_{DD} = 7.9V$	V _{SS} -1.0			V
Logic Low Level (V _{IL})	$V_{SS} - V_{DD} = 9.5V$			V _{DD} +1.5	V
Osc Input Resistance To VSS	Two Options	4	3		kΩ
			6		kΩ
INB, K1–K4, F1F3	(For Keyboard)		Ĭ		1 22
Input Voltage Levels	(For Reyboard)		·		
Logic High Level (VIH)	V _{SS} - V _{DD} = 7.9V	V22		\ \/	l .,
Logic Fligh Level (VIH)		V _{SS} -3.2		Vss	V
Logic Love Love L(V)	$V_{SS} - V_{DD} = 9.5V$	V _{SS} -4.5		Vss	V
Logic Low Level (VIL)	÷			V _{DD} +1.5	V
INB, K1-K4 Input Voltage Levels	(As Logic Input)	•	i i	1	
Input High Level (VIH)		V _{SS} -1.0			V
Input Low Level (VIL)				V _{SS} -4	V
INB, K1-K4 Input Current Levels	(Through Keyboard)				
Input High Level (I _{IH})	$V_{IH} = V_{SS} - 3.2V$			-350	μΑ
Input Low Level (IIL)	VIL = VSS - 32V, Fluorescent Display	-20			μΑ
D03 Input Voltage Levels	(See Option 10)				
Logic High Level (VIH)	$7.9V \le V_{SS} - V_{DD} \le 9.5V$	V _{SS} -3.5			V
Logic Low Level (V L)	Vss - V _{DD} = 7.9V	V 55 3.3		V _{DD} +2.5	v
Logic Lott Lotter (1 E	V _{SS} - V _{DD} = 9.5V			V _{DD} +3.0	V
	133 100 5.51			VDD+3.0	\ \ \ \ \ .
SI and Sync Input Voltage Levels					
Logic High Level (VIH)	V _{SS} - V _{DD} = 7.9V	V _{SS} -1.2			V
Logic Low Level (V ₁ L)	V _{SS} - V _{DD} = 7.9V			V _{SS} -4.0	V
D01, D02, D04 Output Voltage	*				
Levels (Encoded Digit)					
Logic High Level (VOH)	$R_L = 150 \text{ k}\Omega$	V _{SS} -1.0		V _{SS}	V
Logic Low Level (VOL)	$IOL = 3\mu A$ (If Load Present)	V _{DD}		V _{DD} +0.5	V
Logic High Level Current (IOH)	V _{SS} - V _{DD} = 7.9V				
	V _{OH} = V _{DD} + 1.5V			-260	μΑ
D03 Output Voltage Levels					
Logic High Level (VOH)	R _L = 150 kΩ	V _{SS} -1.0		VSS	V
Logic Low Level (VOL)	IOI = 3μA (Load Present)	V _{DD}		V _{DD} +0.5	l v
Logic High Level Current (IOH)	Battery Low "OFF," from DS8664	- 00		100.00	1 .
0.11	$V_{OH} = V_{DD} + 3V$				
	V _{SS} V _{DD} = 9.5V	-1.3		-0.3	mA
	V _{OH} = V _{DD} + 2.5V				
	V _{SS} - V _{DD} = 7.9V	-1.0		-0.4	mA
	Battery Low "ON," from DS8664				
	V _{OH} = V _{SS} - 3V				
	V _{SS} – V _{DD} = 7.9V			-0.3	mA
	V _{OH} = V _{SS} - 3V	1			,,,,,
2.1	V _{SS} - V _{DD} = 9.5V			-0.4	mA
S and S. Output Current Levels					"""
Sa-Sg and Sp Output Current Levels Logic High Level Current (IOH)	(see option 7)		-		
Logic riigii Level Current (IOH)	VOH = VDD + 3V	20	40		
	5 mA Min	-20	-10	-5	mA
Logic Love Lovel Comment (Lev.)	3 mA Min	-12	-6	-3	mA
Logic Low Level Current (IOL)	VOL = VDD + 0.5V, (See Option 8)				
	Open Drain	-1		1	μΑ
	Load Device to V _{DD}	3		15	μΑ

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SO and Sync Output Voltage Levels	(With Load and Driver to V _{DD}) V _{SS} - V _{DD} = 7.9V				
Logic High Level (VOH)	I _{OH} = -100μA	V _{SS} -0.5		VSS	, V
Logic Low Level (VOL)	1 _{0L} = 15µA	V _{DD}		V _{DD} +3.7	V.
F1, F2, F3 Output Voltage Levels					
Logic High Level (VOH)	1 _{OH} = -30μA	V _{SS} -1.5			V
Logic Low Level (VOL)	IOL = 3μA			V _{DD} +1.0	. · · · · V
Blk Output Voltage Levels					
Logic High Level (VOH)	I _{OH} = -0.5 mA	V _{SS} -1.5			· v
Logic Low Level (VOL)	I _{OL} = 5μA	55		V _{DD} +1.0	V
Osc Output Current Levels	(Output with Load to VDD)				
Logic High Level Current (IOH)	V _{OH} = V _{DD} + 1.5V			-1.0	mA
Logic Low Level Current (IOL)	$V_{OL} = V_{DD} + 0.5V$	3.0			μΑ
Keyboard Key Resistance (RKEY)					
(INB, K1-K4, F1-F3)	LED Display Interface			200	Ω
	Fluorescent Display Interface			50	kΩ
INTERFACING WITH MOS					
All Outputs					
Output High Voltage (VOH)		V _{SS} -1		Vss	V
Output Low Voltage (VOL)	(On-Chip Loads at Outputs)	· V _{DD}		V _{DD} +1	V
INB, K1-K4 Input Voltages	(No Input Loads)			,	
Input High Voltage (VIH)		V _{SS} -1		Vss	V
Input Low Voltage (VOI)		Vnn		Vss-4	V

$\textbf{ac electrical characteristics} \hspace{0.2cm} (0^{\circ}C \leq T_{A} \leq +70^{\circ}C, \, 7.9V \leq V_{SS} - V_{DD} \leq 9.5V \hspace{0.1cm} \text{unless otherwise stated})$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Osc Input Frequency		320		400	kHz
Osc Duty Cycle (Figure 2)		46	. 56	66	%
Osc Input Rise Time (t _r) Fall Time (t _f)	C_L = 25 pF, R_L = 6 k Ω RC = 0.15 μ s			350 50	ns ns
Sync Input Timing Interval (tg, Bit Time) Low Hold Time (tOXH) High Hold Time (tOSCH) Low Set-Up Time (tSTL) High Set-Up Time (tSTH)		10 100 100 680 100		12.5	μs ns ns ns
K1-K4, INB, F1-F3, D03 Input Timing *SK *LK		1.75 1.0			μs μs
SI Input Timing			*		
[†] SX [†] HLDX		1.5 0.5			μs μs
BLK Output Timing					
[‡] pdBLK	C _{LOAD} = 50 pF			. 4.4	μs
t _{rb} F1, F2, F3 Output Timing	$C_{LOAD} \le 20 \text{ pF}$ $C_{LOAD} = 100 \text{ pF}$	0.3		4.4	μs μs
^t pdf					
Osc Output Frequency		130		450	kHz
Osc Output Duty Cycle Sync Output Timing		33	56	68	%
Interval (tg, Bit Time)	(For On-Chip Oscillator)	8.8		30	μs
^t pdsL	C _L = 250 pF	0.1		1.65	μs
^t pdsH		0.1		1.25	μs
tHS		0.1		0.8	μs
D01, D02, D03, D04, S0 Output	$C_L = 100 pF (D01-D04)$				
Timing	C _L = 250 pF (S0)		1		
^t pd		0.5		4.0	μs
Sa-Sg, Sp Output Timing (tpdSEG)				6.0	μs
Interdigit Blanking Time (T1)				7.5	μς

options

In addition to internal programming, for various applications, the following input/output options increase flexibility of the MM5799 for both calculator and other computational operations.


- 1) On-chip oscillator with oscillator output or external oscillator with on-chip load resistor (6 k Ω or 3 k Ω to VSS)
- SYNC pin an output or input. The SYNC pin defines the beginning of an internal cycle time, φ₁, during coincidence of low levels on OSC and SYNC, as shown in Figures 2(a) and 2(b).
- 3) DO3 can be an output, an input or both.
- RAM can be organized as 8 registers of 12 digits or 6 registers of 16 digits.
- 5) The shift register can be organized in either of the following two modes:
 - Data is shifted continuously from SI through a 4-bit register to SO. An AXO instruction exchanges contents of register A with contents of shift register. The lowest order bit is shifted out on SO.

- ii) The input of the shift register is tied to one. AXO inputs SI to the most significant bit of A and A is shifted out of SO. Therefore, SI can be an input which does not affect SO.
- The EXC+ instruction can be modified not to skip on B going to 13.
- Segment outputs can be programmed for a minimum source current of 3 mA or 5 mA.
- All outputs may be open drain or have a load device to V_{DD}. In addition SO may also have an active driver to V_{DD}.
- Power-on-reset may be brought in as an external reset pin.
- 10) The K inputs and INB may be active high or active low. The switching levels can be set for a keyboard or for a logic input. Input loads can go to VSS, VDD or be absent. And the inputs can be made to withstand —35V for interfacing with fluorescent displays.
- The decodes of the BCD to segment PLA are maskprogrammable for any characters (except 8).

TTL interface

The MM5799 can interface with LPTTL with the external components shown below. The MM5799 outputs source current to provide a "1" level to LPTTL and external resistors must be provided to sink current for a "0" level. When driving the MM5799 from LPTTL

an on-chip load to V_{SS} on the K inputs and INB insure a proper high level. An external resistor to V_{SS} must be supplied on the SI input to overcome a load device to V_{DD} on that pin.



 $8.4~\rm k\Omega$ is the maximum resistor that will still sink one LPTTL load and the lower resistor value still allows a 2.7V $^{\prime\prime}1^{\prime\prime}$ level for $R_{S0},~R_{S1}$ and $R_F,~R_F$ of 2.8k will overcome the device on SI and 680Ω is the minimum resistor that LPTTL can sink.

 $\begin{array}{l} 670\Omega \leq R_{SI} \leq 2.81 \text{ k}\Omega \\ 3.5 \text{ k}\Omega \leq R_{S0} \leq 8.4 \text{ k}\Omega \\ 1.9 \text{ k}\Omega \leq R_{S} \leq 8.4 \text{ k}\Omega \end{array}$

 $4.6 \text{ k}\Omega \leq \text{R}_F \leq 8.4 \text{ k}\Omega$

switching time waveforms




FIGURE 2(a). Input/Output Timing Diagram (External SYNC)





FIGURE 2(b). Input/Output Timing Diagram (Internal SYNC)

connection diagram



Order Number MM5799N See Package 23

functional description

A block diagram of the MM5799 is shown in *Figure 1*. The control ROM is organized as 1,536 8-bit instruction words. ROM addressing is by an 11-bit Program Counter Register P and 2 push-down address save registers, SA and SB. Internal data flow, storage, and input/output lines are controlled by 8-bit ROM instruction words.

Arithmetic and logic functions are performed in the 4-bit adder with results stored in accumulator A.

The RAM contains 384 bits, addressed as 96 4-bit words. Register lengths are under program control; e.g., the memory can be formatted as 6 registers \times 16 digits, 8 registers \times 12 digits.

Seven outputs are decoded by the segment PLA and brought out as either BCD or 7-segment information depending on the software program. Decimal position is brought out on the Sp line. The segment and decimal point output buffers are capable of driving LED displays directly. Digit timing information for driving displays and external keyboard scanning is encoded into a 4-bit code and brought out on the digit output lines D01–D04 and used by the DS8664, DS8665, DS8666,

DS8881 or DS8882 Decoder/Drivers to generate up to 14 digit outputs. A 2-bit code is used in systems employing the DS8874 Decoder/Driver (Figures 4 and 5).

Serial input and output ports (SI and SO) are provided for accessing external RAM and interfacing with peripheral equipment such as printers.

4 K-inputs may be used for direct data inputs or as key inputs scanned by 14 externally decoded digit output lines (D01–D04) for up to 56-key keyboards. There are 3 additional general purpose latched input/output ports, F1–F3. The BLK output is used as a blanking signal for the digit decoder/driver. One general purpose input INB can be tested under program control.

The MM5799 has an internal power-on clear which is initiated when the V_{DD} supply has reached a nominal value of V_{SS}-6V. The power-on clear is then extended for an additional 1 ms. External power-on clear can be provided which will override the internal clear when power supply turn-on time is not within the design specification of the MM5799, see Options, no. 9.

register and I/O port definitions

DESCRIPTIONS	DESIGNATIONS
12,288-bit Control ROM 1,536 words x 8 bits (24 pages of 64 words)	18-11
11-bit Program Register	P
Page P _p (P11 – P7) Word P _W (P6 – P1)	
2 x 11-bit Program Address Save Registers	SA, SB
384-bit RAM organized as 8 registers x 12 digits x 4 bits $(r \times d \times z)$ or $6 \times 16 \times 4$	М
7-bit RAM Address Register	В
Register B _r (B7 – B5) Digit B _d (B4 – B1)	
4-Bit Accumulator	Α
4-bit Holding Register	н
1-bit Carry Register	c
4 Data or Control Inputs	K1-K4
3 General Purpose Programmable Input/Output Lines	F1-F3
8 Latched Programmable Outputs (S _a -S _d available as BCD under program control)	S _a –S _g , S _p
General Purpose Input	INB
4 Latched Digit Outputs	DO4-DO1
Serial Input and Output Ports	SI and SO
Blanking Signal Output	BLK

standard instructions

	MNEMONIC	DATA FLOW	SKIP IF	DESCRIPTION
	AD .	M + A → A		Add M (B) to A, store sum in A
	ADD	C + M + A → A		Add carry bit to M (B). Add sum to A, store sum in A
		$1 \rightarrow C \text{ if } A \ge 10$ $0 \rightarrow C \text{ if } A < 10$	A < 10	Set C if A \geq 10, reset C if A $<$ 10
	SUB	$M + \overline{A} + C \rightarrow A$		Subtract A from M
S.		Overflow → C	Overflow	Overflow to C
ratio	СОМР	$\overline{A} \rightarrow A$		One's complement of A to A
Ope	OTA	0 → A		Clear Accumulator
Arithmetic Operations	ADX (Y)	$A + Y \rightarrow A$	No overflow and Y ≠ 6	Add constant (Y) to A. Store sum in A. Y = 1, 215
Ari	нха	H₩A		Exchange contents of H register with A
	TAM		A = M (B)	Compare contents of A to M (B), skip if A = M (B)
	sc	1 → C		Set C register
	RSC	0 → C		Reset C register
	тс		C= 0	Skip if C = 0
	TIN		INB = 1	Test INB. Active state of input is programmable
ž	TF (N)		F (N) = 0	Test F (N) pin. N = 1, 2, 3
Input Test	ТКВ		K = 1	Skip if any K input active. Active state of input is programmable
	TIR		DO3 = 0	Test DO3 pin as input

standard instructions (con't)

	MNEMONIC	DATA FLOW	SKIP IF	DESCRIPTION
	BTD	$\overline{B_d} \rightarrow DO4 - DO1$		Transfer contents of B _d to digit output latches, turns BLK output low for one cycle time
	DSPA	$A \rightarrow S_a - S_d$		$A4 - A1$ to output latches, directly to outputs $S_a - S_d$.
,		$H \rightarrow S_e - S_g$		$H3 - H1$ to output latches, direct to $S_e - S_g$.
.		$\overline{C} \rightarrow S_p$		C to Sp latch
Input/Output	DSPS	$A \to S_a - S_g$ $\overline{C} \to S_p$		A to output latches, 7-segment decoded to S_a-S_g . Segment decode is programmable. \overline{C} to S_p latch
Input	AXO	SI → A A → SO		Exchange accumulator with serial input/output
	LDF	If $\overline{l_6}^*$: $\overline{l_5}^* \to F3$ If $\overline{l_4}^*$: $\overline{l_3}^* \to F2$ If $\overline{l_2}^*$: $\overline{l_1}^* \to F1$		N = 1, 2, 3. Load F (N) from next instruction word. 2 microcycle instruction
	READ	K4 – K1 → A		Read K inputs to A. Active state of input is programmable
	GO TO (GO)	I ₆ - I ₁ → P _W		Load next ROM instruction address
*.		If Pp = 1111 X : 11110 → Pp		If on page 368 or 378 reset page address to 368 (Note 1)
	CALL	$I_6 - I_1 \rightarrow P_W$, $IIIII \rightarrow P_P$ If $P_P \neq IIIIX$:		Call subroutine. If not on page 368 or 378, push down address save registers. Set page address to 378
nctions		SA → SB, P + 1 → SA		
Control Functions	RET	SA → P SB → SA, SB → SB		Pop up ROM address save registers
ග	RETS	$SA \rightarrow P$ $SB \rightarrow SA, SB \rightarrow SB$	SKIP	RET, then skip next instruction upon return
,	LG/GO	Load P 14 – 11, 18* → Pp		2 microcycle operation. Long GO TO, Load Pp and Pw (Note 1)
		16* - 11* → PW		The area of My (More 1)
,	LG/CALL	SA → SB, P + 1 → SA Load P		2 microcycle operation. Long call, Load Pp and Pw. Push down address save register (Note 1)
	NOP	· ·		No operation
,	EXC (r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r$		Exchange data word at M (B) with A. EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3
« suoi	EXC —(r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r$	B _d → 15	Exchange and decrement B _d EXCLUSIVE OR B _r with r. r = 0, 1, 2, 3
at	·	$B_d - 1 \rightarrow B_d$		
• I		A ↔ M (B)	$B_d \rightarrow 0$ or	Freeham and the D
ry Digit Ope	EXC +(r)	$B_r \oplus r \rightarrow B_r$, $B_d + 1 \rightarrow B_d$	$B_d \rightarrow 13$	Exchange and increment B _d EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3
Memory Digit Operations	EXC +(r)	$B_r \oplus r \rightarrow B_r$		_
		$B_r \oplus r \rightarrow B_r$, $B_d + 1 \rightarrow B_d$ $M (B) \rightarrow A$		EXCLUSIVE OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B)
	MTA (r)	$B_{r} \bigoplus r \rightarrow B_{r},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{r} \bigoplus r \rightarrow B_{r}$ $Y \rightarrow M (B)$		EXCLUSIVE-OR B_r with r , $r = 0, 1, 2, 3$ Load accumulator with data word M (B) EXCLUSIVE-OR B_r with r , $r = 0, 1, 2, 3$ Load memory with Y , $Y = 0, 1, 2, 15$
	MTA (r)	$B_{r} \bigoplus r \rightarrow B_{r},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{r} \bigoplus r \rightarrow B_{r}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$		EXCLUSIVE-OR B_r with r . r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B_r with r . r = 0, 1, 2, 3 Load memory with Y . Y = 0, 1, 2, 15 Increment B_d
	MTA (r) LM (Y) SM (Z)	$B_{r} \bigoplus r \rightarrow B_{r},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{r} \bigoplus r \rightarrow B_{r}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$ $1 \rightarrow M (B, Z)$		EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load memory with Y. Y = 0, 1, 2, 15 Increment B _d Set Bit Z of M (B), Z = 1, 2, 4, 8 Reset Bit Z of M (B)
Memory Bit Operations	MTA (r) LM (Y) SM (Z) RSM (Z)	$B_{r} \bigoplus r \rightarrow B_{r},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{r} \bigoplus r \rightarrow B_{r}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$ $1 \rightarrow M (B, Z)$	B _d → 13	EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load memory with Y. Y = 0, 1, 2,15 Increment B _d Set Bit Z of M (B), Z = 1, 2, 4, 8
Memory Bit Operations	MTA (r) LM (Y) SM (Z) RSM (Z) TM (Z)	$B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$ $1 \rightarrow M (B, Z)$ $0 \rightarrow M (B, Z)$	B _d → 13	EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load memory with Y. Y = 0, 1, 2,15 Increment B _d Set Bit Z of M (B), Z = 1, 2, 4, 8 Reset Bit Z of M (B) Test Bit Z of M (B), skip if 0 r = 0, 1, 2, 3. d = 0, 11, 12, 13, 14, 15. Load B register. Successive LB's are ignored
Memory Bit Operations	MTA (r) LM (Y) SM (Z) RSM (Z) TM (Z) LB (r, d)	$B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$ $1 \rightarrow M (B, Z)$ $0 \rightarrow M (B, Z)$ $r \rightarrow B_{\Gamma}, d \rightarrow B_{d}$ $17^{*} - 15^{*} \rightarrow B_{\Gamma},$	B _d → 13	EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load memory with Y. Y = 0, 1, 2,15 Increment B _d Set Bit Z of M (B), Z = 1, 2, 4, 8 Reset Bit Z of M (B), skip if 0 r = 0, 1, 2, 3. d = 0, 11, 12, 13, 14, 15. Load B register. Successive LB's are ignored (Note 2) 2 microcycle instruction. Load next ROM word into B register
	MTA (r) LM (Y) SM (Z) RSM (Z) TM (Z) LB (r, d)	$B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma},$ $B_{d} + 1 \rightarrow B_{d}$ $M (B) \rightarrow A$ $B_{\Gamma} \bigoplus r \rightarrow B_{\Gamma}$ $Y \rightarrow M (B)$ $B_{d} + 1 \rightarrow B_{d}$ $1 \rightarrow M (B, Z)$ $0 \rightarrow M (B, Z)$ $r \rightarrow B_{\Gamma}, d \rightarrow B_{d}$ $17^{*} - 15^{*} \rightarrow B_{\Gamma},$ $14^{*} - 11^{*} \rightarrow B_{d}$	B _d → 13	EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load accumulator with data word M (B) EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3 Load memory with Y. Y = 0, 1, 2,15 Increment B _d Set Bit Z of M (B), Z = 1, 2, 4, 8 Reset Bit Z of M (B), skip if 0 r = 0, 1, 2, 3. d = 0, 11, 12, 13, 14, 15. Load B register. Successive LB's are ignored (Note 2) 2 microcycle instruction. Load next ROM

Note 1: ROM pages 10g through 17g cannot be used.

Note 2: d = 4, 11, 12, 13, 14, 15 when RAM is configured $8 \times 12 \times 4$.

*Second microcycle word

operation codes

<u> </u>	OP C	ODE			MNEM	ONIC	
18 17	16 15	14 13	12 11	00	01	10	11
00	XX	00	00	NOP	DSPA	COMP	0TA
00	XX	00	01	HXBR	DSPS	AXO	нха
00	XX	00	10	ADD	AD	SUB	TAM
00	XX	00	11	SC	LBL	RSC	LDF
00	XX	01	00	TF1	TF2	TF3	READ
00	XX	01	01	TIR	TKB	BTD	TIN
00	XX	01	10	MTA (r)			1
00	XX	01	11	EXC (r)			
00	XX	. 10	00	EXC- (r)			
00	XX	10	01	EXC+ (r)			
00	XX	10	10	LB (r, 0)*			
00	XX	10	11	LB (r, 11)			
00	XX	11	00	LB (r, 12)			
00	XX	11	01	LB (r, 13)			
00	XX	11	10	LB (r, 14)			
00	XX	11	11	LB (r, 15)			
01	00	00	xx	RET	RETS	RSM (8)	вта
01	00	01	XX.	TM (1)	TM (2)	TM (4)	TM (8)
01	00	10	XX	RSM (1)	SM (1)	SM (8)	RSM (4)
01	00	11	xx	RSM (2)	TC	SM (2)	SM (4)
01	01	00	xx	АТВ	ADX (1)	ADX (2)	ADX (3)
01	01	01	XX	ADX (4)	ADX (5)	ADX (6)	ADX (7)
01	01	10	XX	ADX (8)	ADX (9)	ADX (10)	ADX (11)
. 01	01	11	XX	ADX (12)	ADX (13)	ADX (14)	ADX (15)
01	10	00	XX	LG (36, 37)	LG (35, 34)	LG (33, 32)	LG (31, 30)
01	10	01	XX	LG (27, 26)	LG (25, 24)	LG (23, 22)	LG (21, 20)
01	10	10	XX	LG (17, 16)	LG (15, 14)	LG (13, 12)	LG (11, 10)
01	10	11	XX	LG (7, 6)	LG (5, 4)	LG (3, 2)	LG (1,0)
01	. 11	00	XX	LM (0)	LM (1)	LM (2)	LM (3)
01	11	01	XX	LM (4)	LM (5)	LM (6)	LM (7)
01	11	10	XX	LM (8)	LM (9)	LM (10)	LM (11)
01	11	11	xx	LM (12)	LM (13)	LM (14)	LM (15)
10	XX	XX	××	CALL			ζ.
11	XX	XX	XX	GO			

^{*}Programmable 0-10.

applications information


Versatility of the MM5799 is enhanced by the availability of circuits to interface the chip with a variety of drum printers, displays, and additional read/write store.

The MM5785 RAM Interface Element allows expansion of the on-chip 384-bit store using 1024 x 1-bit random access memory chips. *Figure 3* illustrates the technique used to interface the MM5799 to additional RAM such as might be required in a low-cost electronic cash register system. Low power CMOS memory is used with battery standby power available for retention of totals during

periods of power interruption. MM2102 RAMs may be used for low-cost storage when power is not critical.


The MM5788 Printer Interface Element provides the logic and control functions necessary to operate a Seiko Model 101, 102, 104, 210, 310 or 320 type printer from the MM5799. DS8863A transistor buffers are used as current amplifiers between the MM5788 and printer. A typical application of the MM5799 in a printing calculator is illustrated in *Figure 4*. The MM5788 is also useful as a data interface element providing 9 I/O pins and 12 output ports.

applications information (con't)



Note. Q1 and R1 are required only if the RAMs are operated on battery during system power "OFF."

FIGURE 3. MM5799 with Expanded RAM



applications information (con't)




FIGURE 5. Low Cost 9-Digit Calculator Using MM5799




FIGURE 6. Low Cost Scientific Calculator Using MM5799

There are 6-digit decoder/drivers that can be used with the MM5799 in LED systems. Three are actually the same basic bipolar chip with different metal mask options. The DS8664 is the decoder for low power, battery operated applications. It supplies 1 of 14 outputs decoded from the 4 bits of encoded timing information generated by the MM5799. The active output state sinks at least 80 mA of driving current at each of its 14 digit outputs. The DS8665 is similar, but has inverted outputs that source 8 mA of current and is used in conjunction with DS8692 transistor arrays for large LED displays with high current requirements. The DS8666 is used in special applications which require only 8 digits or less of high current display, but need all 14 digits out to scan keyboards or address extra data storage. It has 8 current sourcing digit outputs and 6 sinking type outputs. An output enable signal can be used to blank the outputs of the drivers during input transition periods to




FIGURE 7. Oven Timing and Control System

eliminate any timing "glitches" at the outputs or reduce power dissipation of the system during shut-down mode. The DS8664 has an on-chip 3-cell battery voltage sensing circuit which signals a low battery condition back to the MM5799 through the D03 input. The fourth decoder/driver that can be used is the DS8874. It is useful for very low-cost handheld calculators as shown in Figure 6. The DS8881, DS8882 are similar to the DS8664, but have active high outputs to drive vacuum fluorescent grids (digits).

An on-chip oscillator is available for applications in which frequency variations are not critical. An oscillator also exists on the DS8664, DS8665, DS8666, DS8881, and DS8882 Decoder/Driver and can be used for more critical applications. An external timing resistor and capacitor provides more accurate setting of oscillator frequency.

applications information (con't)

Application of the MM5799 as an oven timing and control system is illustrated in *Figure 7*. The controller derives timing signals from a 50 or 60 Hz line and displays time of day in the "idle" mode. The chip stores turn-on time, turn-off time and temperature for each of 4 burners and the oven. Six special function outputs are provided for control of lights, fans, etc. This application illustrates the use of the MM5799 in the general area of

control processors. The DS8694 has clocked input latches which allow the segment outputs of the MM5799 to be used as both control and display ports on a time multiplexed basis.

Figures 8 and 9 show some example methods of expanding I/O and control for general controller applications.




FIGURE 8. 8 Output Groups of 4 Each




FIGURE 9. Multiplexed Display and 8-Bit D/A



MM57109 number processing unit

general description

The MM57109 is an MOS/LSI digit-oriented micro-processor intended for use in number processing applications. Scientific calculator functions, test and branch capability, internal data storage, and general purpose input/output ports have been combined in this single chip device. Programming is done in calculator keyboard level language with software development simplified and generated code more reliable because algorithms are preprogrammed in an on-chip ROM. Data or instructions can be synchronous or asynchronous; digit count, calculation mode, error control are user programmable; a sense input and flag outputs are available for single bit control.

The MM57109 can be used as a stand alone processor with external ROM/PROM and program counter (PC). Alternatively, it can be configured as a peripheral device on the bus of a microprocessor or minicomputer.

features

Scientific calculator instructions (RPN)

- Floating point or scientific notation
- Up to 8-digit mantissa, 2-digit exponent

- 4-register stack, 1 memory register
- Trigonometric functions, logarithmic functions, Y^X, e^X, π, etc.
- Error flag generation and recovery

Flexible input/output

- HOLD input allows asynchronous instructions, single step, DMA stall
- Asynchronous digit input instruction (AIN) with AIN ready (ADR) input
- Multi-digit I/O instructions (IN, OUT)
- Programmable mantissa digit count
- Sense input and flag outputs


Branch control

- Conditional and unconditional program branching
- Increment/decrement skip on zero for program loops


Interface simplicity

- Single ϕ clock
- Low power operation
- Generation of I/O control signals
- Separate digit input, output, and address bus

block diagram



connection diagram



Order Number MM57109N See Package 23



MM57126 COPS memory

general description

The MM57126 is a 1024-bit shift register designed to directly interface with National's MM5782 and MM5799 Controller Oriented Processors. The device is configured as sixteen 64-bit registers with address decoding and control logic to perform the handshake sequence and to synchronize the MM57126 timing with the controlling processor. A chip select input allows up to fourteen

MM57126 registers to be used with a single processor when the decoded digit lines are used as chip select drive.

features

- Direct interface to MM5782 and MM5799 for RAM expansion
- Chip select input for multiple MM57126 system usage

block diagram





FIGURE 1. MM57126 1K Shift Register Element

connection diagram



Pin Description

OSC - Oscillator input

SYNC – SYNC input from Controller Oriented Processor

SEL — Chip select line input. Active at logical low level (VDD)

D_{IN} — Data input from Controller Oriented Processor (SO).

RDO – Output to Controller Oriented Processor (SI). RDO is active logical low level (V_{DD}) when chip is ready. During read command data stream flows out of MM57126.

 $\rm V_{SS}$ - Positive power supply terminal. 6.5V \leq $\rm V_{SS} - \rm V_{DD} \leq 9.5V$

 V_{DD} - Negative power supply terminal. 6.5V \leq $V_{SS} - V_{DD} \leq$ 9.5V.

absolute maximum ratings

Voltage at Any Pin Relative to VSS $$\rm V_{SS}\pm0.3V$ to VSS -12V (All Other Pins Connected to VSS)

Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature (Soldering, 10 seconds)

0°C to +70°C -55°C to +150°C 300°C

operating voltage range

 $-6.5V \ge V_{SS} - V_{DD} \ge -9.5V$

(VSS is always the most positive supply voltage)

dc electrical characteristics (0°C to +70°C except where noted otherwise)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (IDD)	$V_{DD} = V_{SS} - 9.5V, T_{A} = 25^{\circ}C$		12	20	mA
OSC Input Levels	•				
Logic High Level (VIH)	$V_{DD} = V_{SS} - 6.5V$	V _{SS} -1.0			V
Logic High Level (VIH)	$V_{DD} = V_{SS} - 7.9V$	V _{SS} -1.0			V
Logic Low Level (VIL)	V _{DD} = V _{SS} -9.5V			V _{DD} +1.5	V
SYNC and DIN Input Levels			4.		
Logic High Level (VIH)	$V_{DD} = V_{SS} - 6.5V$	V _{SS} -1.2			V
Logic High Level (VIH)	$V_{DD} = V_{SS} - 7.9V$	V _{SS} -1.2			٧
Logic Low Level (VIL)	$V_{DD} = V_{SS} - 7.9V$			V _{SS} -4.0	V
SEL Input Levels					
Logic High Level (VIH)	$V_{DD} = V_{SS} - 6.5V$	V _{SS} -2.5			· v
	$V_{DD} = V_{SS} - 7.9V$	V _{SS} -3.2			· V
	$V_{DD} = V_{SS} - 9.5V$	VSS-4.5			V
Logic Low Level (VIL)	$V_{SS} - 9.5 \le V_{DD} \le V_{SS} - 7.9V$			V _{DD} +1.5	
	$V_{DD} = V_{SS} - 6.5V$			V _{DD} +0.4	, V
High Level Current (I[H)	$V_{1H} = V_{SS} - 3.2V$			-350	μΑ
	$V_{DD} = V_{SS} - 7.9V$				
High Level Current (IIH)	$V_{1H} = V_{SS} - 2.5$			-350	μΑ
	V _{DD} = V _{SS} - 6.5V				
RDO Output Levels					
Logic High Level (VOH)	I _{OH} < -100 μA	V _{SS} -0.5	44.7		V
	$6.5 < V_{SS} - V_{DD} < 9.5$				1. 11
Logic Low Level (VOL)	$I_{OL} \ge 25 \mu\text{A}$				
	$V_{DD} = V_{SS} - 6.5V$	1		V _{DD} +2.5	V
	$V_{SS} - 9.5 \le V_{DD} \le V_{SS} - 7.9$			V _{DD} +3.7	V

ac electrical characteristics (0°C to +70°C except where noted otherwise)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Time (t _B)		10		50	μs
OSC Input Frequency		80		400	kHz
OSC Duty Cycle	(Figure 5)	46	56	66	%
T1		1.1	1		μs
T2	OSC Frequency = 400kHz	0.85			μs
SYNC Input Transition Times					
Rise Time (t _r)				0.5	μs
Fall Time (t _f)				1.0	μs
OSC Input Transition					
Time					
Rise Time (t _r)	OSC Frequency = 400kHz	1		330	ns
Fall Time (t _f)				50	ns
SYNC Input Set-Up Times					
tSET-UP to VIL	(Figure 5)	.]		2.0	μs
tSET-UP to VIH				0.0	μs
DIN Input Transition Times			· ·		
Rise Time (t _r)				1.2	μs
Fall Time (t _f)				2.2	μs
D _{IN} Input Set-Up Times					
tSET-UP				2.5	μs
tHOLD	(Figure 4)	3.5			μs
SEL Input Transition Times					
tr			·	2.0	μs
tf				0.1	μs
SEL Input Set-Up Times					•
tSET-UP				2.5	μs
tHOLD	(Figure 4)	3.5			μ s
RDO Output					
t _r	C _L ≤ 100 pF			2.0	μs
tf	$V_{DD} = V_{SS} - 6.5V$			2.0	μs
^t pdH	$V_{DD} = V_{SS} - 7.9V$, (Figure 4)			3.5	μs
^t pdH	$V_{DD} = V_{SS} - 6.5V$, (Figure 4)	,		5.5	μs
^t pdL	$V_{DD} = V_{SS} - 6.5V$, (Figure 4)			3.5	μs
^t pdL1	$V_{DD} = V_{SS} - 7.9V$, (Figure 4)			4.0	μs

functional description

The chip is configured as sixteen 64-bit shift registers, with appropriate address decoding and control logic to perform the handshaking sequence and synchronize the MM57126 timing with the controlling processor.

The processor must generate a start bit first, then 16 write commands to clear the MM57126 on power "ON". Figure 2 shows a typical system configuration using multiple MM57126's for RAM expansion.

functional description (Continued)

The MM57126 communicates serially with the processor. The handshake sequence is (Figure 3):

- a) The processor drives the chip select (SEL) line to a logical low level state.
- b) The ready output (RDO) responds with a logical low level when MM57126 is ready to communicate.
- c) For a valid handshake, the DIN input should be at logical low level during ready transition, and the MM57126 should receive the start bit within 3 to 12-bit times from the ready transition; else the ready output is reset and the processor has to wait (if SEL is still at low level) for the next ready.
- d) During a valid handshake, the data stream consists of: a start bit, a read/write bit, a 4-bit Delay, 4 register address bits and 64-bits of data as shown in Figure 3a. Data flows serially in or out of the MM57126, depending on the read/write command.
- e) Handshaking terminates when the ready signal goes back to a logic high level.

The Controller Oriented Processor can be programmed to generate the following assembly language routine for expanding data storage using one or more MM57126's.

MAIN PROGRAM

(i) Write: Write register 0 of processor to register N on the selected chip Y.

Instruction	Comments
LB 2, 15	
LM N	Load register
	address N into
	M (2, 15). (N =
	0, 1, 2, 15.)
LBL	Load B register of
0, Y	processor with
-,	MM57126 chip
•	address Y. (Y =
	1, 2, 14).
CALL WRITE	Call subroutine
	WRITE

(ii) Read: Read register (N) on the selected chip (Y) to

LM N GO DELAY RA2 struc LB 0,15 REP MTA RA3 the	t to M 5)
LM N GO DELAY RA2 struc LB 0,15 REP MTA RA3 the c	is the read in-
LB 0, 15 REP MTA RA3 the C	ction, go to th
	delay loop to
be cleared filled	w I/O port be d with first
LXU-	t 64 bits of
MM57126 chip GO REP number BTD 0, Y RET	
DELAY NOP	
	y loop

NEXT

Instruction

RSC

GO

NEXT ADX NOP TC

SUBROUTINE

WRITE

ADX 2

NOP HXA OTA AX0

A = 7 in case of READ $A \leftrightarrow H$ Clear the serial input/output port

`1 if A is 7

Comments

code to MM57126

will be a 0 if 5 is

placed in A, and a

from high-to-low

level (MM57126

communicate)

Transfer READ

I/O port to be

or WRITE instruction pattern to

shifted serially to MM57126

Shift the register address (N) serially to

MM57126, and

is ready to

Reset C register

of processor to

0 for WRITE

Comments Instruction S0 BTD 0 Select MM57126 chip NOP 0 Check ready NREADY OTA 0 AXO 0 signal transition

> ADX 0 GO READYH 0 OTA 0 AXO 0 NOP GO **NREADY**


READYH OTA **AXO** ADX GO READYH 0 HXA 0


> AX0 NOP 0TA

R/W LB 2, 15 AX0 $MT\Delta$ n

0

the





Note. t_{SET-UP} is defined as time from osc. makes V_{OH} or V_{OL} transition to input V_{IH} or V_{IL} transition (ref. *Figure 4*, corresponding osc. time).

 v_{OL} , time). thold is defined as time from osc. makes v_{OH} or v_{OL} transition to input v_{IH} or v_{IL} transition (ref. Figure 4, corresponding osc. time).

FIGURE 5




MM57140 Controller Oriented Processor (COP)

general description

The MM57140 is an MOS/LSI device containing all system timing, arithmetic and logic, RAM, and control ROM functions required for implementation of a Controller Oriented Processor. It is capable of scanning up to 36 keyboard switches, or data may be entered as BCD data words through four input lines (K1-K4). Two general purpose inputs are available, and a third general purpose input shares an I/O pad with segment G. Nine output digits can be programmed as 1 of 9 (D1-D9), or as binary output on D1-D4, with a separate decoding of 1 of 5 on D5-D9. The segment outputs are mask programmable for either 7-segment output, or 4-bit binary output. All outputs on the MM57140 are latched, permitting the ROM to perform other functions while holding output data constant. Many options, and flexibility in programming permit the MM57140 to perform a large variety of customer-specified computations and control functions.

features

- 25 μ s micro-instruction cycle time (typ)
- 630 micro-instruction ROM (8-bit instruction set)
- 220-bit RAM (55 digits)
- Four data or control inputs can provide keyboard scanning, or 4-bit binary inputs
- Three inputs directly accessible by the ROM (IN1, IN2, S_q/IN3) are available
- Internal power-on clear with mask programmable external override (IN1)
- ROM programmable latched digit outputs 1 of 9 multiplexing (D1-D9), or Binary (D1-D4), and 1 of 5 multiplexing (D5-D9)
- Mask programmable latched segment outputs, 7segment or 4-bit binary
- Decimal point latched segment output
- General purpose latch output independent of segments
- Internal, or external oscillator
- Single power supply operation
- Direct segment drive of LED's
- Direct digit drive of LED's and TTL



UNITS

mΑ

mΑ

V

٧

kΩ

absolute maximum ratings

operating voltage range

MAX

15

V_{DD}+0.6

5

Volume at Any Pin Relative to VSS

 V_{SS} +0.3V to V_{SS} -12V

 $6.5V \leq V_{\mbox{SS}} - V_{\mbox{DD}} \leq 9.5V$

MIN

V_{SS}-1.0

(All Other Pins Connected to V_{SS})
Ambient Operating Time

0°C to +70°C -65°C to +150°C 300°C

V_{OUT} = V_{SS} - 3.0V

 $V_{DD} = V_{SS} - 6.5V$

 $IOUT = -550 \mu A$

IOUT = 5 μA

Ambient Storage Time
Lead Temperature (Soldering, 10 seconds)

	dc electrical characteristics				
	PARAMETER	CONDITIONS			
IDD	Operating Supply Current	$V_{DD} = V_{SS} - 9.5V, T_A = 25^{\circ}C$			
	Keyboard Scan-Input Levels (K1 –K4)				
		V V CEV			

	Keyboard Scan Input Levels					
	(K1 –K4)					
VIH	Logical High Level	$V_{DD} = V_{SS} - 6.5V$	V _{SS} -4.0		Vss	V
		V _{DD} = V _{SS} - 9.5V	V _{SS} -4.0		V _{SS}	V
VIL	Logical Low Level	$V_{DD} = V_{SS} - 6.5V$, $I_{IL} \le -80 \mu A $	V _{DD}		VSS-6.0	V
		$V_{DD} = V_{SS} - 9.5V$, IIL $\leq 1-80 \mu AI$	V _{DD}		V _{SS} -6.3	, V
	Segment Output Current for	V _{OUT} = V _{SS} - 1.0V, V _{DD} = V _{SS} - 6.5V	⊢2.5 I			mA
'	Code = 40, 90	V _{OUT} = V _{SS} - 5.0V, V _{DD} = V _{SS} - 8.0V		-8		mA
		$V_{OUT} = V_{SS} - 6.5V, V_{DD} = V_{SS} - 9.5V$. l−12l	mA
	Segment Output Current for	See Performance Characteristics	1			
	all Other Cases		,			
	IN1, IN2, IN3 Input Current	See Performance Characteristics				
	Digit Output Current					
lon	Logical High Level	V _{OUT} = V _{SS} - 2.0V, V _{DD} = V _{SS} - 6.5V	-300		1	μΑ

ac electrical characteristics

Logical Low Level

Logical High Level

Logical Low Level

RKB Keyboard Resistance (K1-K4)

GPO Output

IOL

۷он

 v_{OL}

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Ext. Osc. Frequency		70	160	280	kHz
Ext. Osc. Duty Cycle	(Figure 2)	40	50	60	. %
Ext. Osc. Rise Time (Tr)				1	μs
Ext. Osc. Fall Time (T _f)	(Figure 2)			150	ns.
GPO Transition Times	$V_{DD} = V_{SS} - 6.5V$, $C_L = 50 pF$				
High-to-Low			1	20	μs
Low-to-High				1	μs
Digit Output Transition Times	VDD = VSS - 8.0V, CL = 100 pF				
High-to-Low			8		μs
Low-to-High			3		μ
Segment Output Transition Times	$V_{DD} = V_{SS} - 8.0V$, $C_{L} = 50 \text{ pF}$				
High-to-Low					
Elec . Option Code = 10,60			7.7		μ
11,61			4.2		μ
20,70			7.9		μ
21,71			4.4		μ
22,72			2.2	1	μ
30,80			8.7	1	μ
31,81			4.8		μ
32,82			2.4		μ
Low-to-High		1 1 1 1 1			
Elec. Option Code = 10,60			2.0		μ
11,61			2.1		μ
20, 70			2.9	1.0	μ
21,71			3.1	1	μ
22,72			3.4		μ
30,80			5.6		μ.
31,81			5.9		μ
32,82			6.3		μ
Keyboard Inputs	C _L = 25 pF		6		μ
Low-to-High Transition Time					i
After Key Release					

functional description

A block diagram of the MM57140 is shown in *Figure 1*. The control ROM is organized as 630 8-bit instruction words. ROM addressing is by a 10-bit Program Counter included in register P, a subroutine flag (SR), a 10-bit save register (SA), and a 6-bit save register (SB). This structure permits a one micro-cycle subroutine instruction to call a subroutine which is restricted to one specific page by setting SR, and a general two micro-cycle subroutine to call a subroutine on any page. Two levels of subroutine can be achieved by calling a restricted subroutine from a general subroutine.

The RAM contains 220 bits, addressed as 55 4-bit words. Data is formatted as 5 registers containing 11 digits each. (See Figure 7.)

Segment outputs are decoded by the segment PLA and brought out as either 7 segments, or 4-bit binary. The decimal position is brought out on the SEG P line. The segment, decimal point, and digit output buffers are capable of driving LED displays directly. Digit timing information for driving displays and external keyboard scanning is encoded into a 4-bit code (D1–D4) with 1 of 5 digits (D5–D9), or as 1 of 9 digits (D1–D9).

Four K inputs may be used for direct data inputs, or as key inputs scanned by internally decoded digit output lines (D1–D9) for up to 36 key keyboards. There are two additional inputs (IN1, IN2) which are available to the ROM. A third input (IN3) sharing a common I/O pad with Segment G is also available to the ROM.

The MM57140 has an internal power-on clear which is initiated when the VDD supply has reached a nominal value of VSS.—6V. The power-on clear is then extended for an additional 1.0 ms. An external power-on clear can be provided with a mask option, through the use of IN 1, which overrides the internal clear when power supply turn-on time exceeds the 1.0 ms specification of the MM57140.

The digit outputs utilize non-refreshing bootstrap to achieve the high current sink capability (see dc electrical characteristics). Therefore, a software refresh must be used to toggle the digit outputs at least every 10 ms at room temperature and 1 ms at 50°C to continuously sink 20 mA. Otherwise, the depletion type load device will provide 10 μA sink current capability at VDD + 1.0V without toggling digit outputs.




FIGURE 2. External Oscillator




FIGURE 3. Low-Cost 9-Digit Calculator Using MM57140




FIGURE 4. Clock and 4-Function Timer

functional description (Continued)

APPLICATIONS

The ROM, RAM, architecture of the MM57140 enables it to be used in a wide variety of control applications. Flexibility is achieved on the input and output line through the use of various mask options. Figure 5 and Figure 6 illustrate the digit and segment options on the MM57140.

A low-cost calculator scheme, (Figure 3), takes advantage of a 1 of 9 decode of the digit lines to scan a keyboard and provide timing signals for a 9-digit display. The segments are decoded as 7-segment outputs. Both segment and digit outputs drive calculator type LED displays directly.

Figure 4 suggests a circuit which permits the MM57140 to function as a clock with four presettable and resettable function outputs by using an alternate digit option. This clock provides time keyboard setting of digit on and off times for each of the four functions. Other applications requiring input, output as described in Figures 5 and 6 may be provided by the MM57140 when ROM and RAM capacity coincide.

See Mask Programmable Options for the details of the options.




FIGURE 5. Digit Options

FIGURE 6. Segment Options

RINARY

OUTPUT

DSPA

٠,	№ 8765						
	-/	r0	r1	r2	т3	r4	
	B4321	000	001	010	011	1XX	
d15	1111	0, 15	1, 15	2, 15	3, 15		
d14	1110	0, 14	1, 14	2, 14	3,14		
d13	1101	0,13	1, 13	2, 13	3, 13		D9
d12	1.100	0, 12	1,12	2, 12	3, 12		D8
d11	1011						D7
d10	1010			-			D6
d9	1001						D5
48	1000						D4
d7	0111	0,7	1, 7	2,7	3, 7		D3
d6	0110	0,6	1,6	2, 6	3, 6	1. 7	D2
d5	0101	0,5	1,5	2, 5	3, 5		D1

FIGURE 7. RAM Map

The indicated RAM cells are those that can be directly addressed by a single ROM instruction [LB(r, d)]. The output decoded lines are shown on the right-hand side vs the B(d) value before as DSPC command.

mask programmable options

1) Oscillator Options

DESCRIPTIONS	CODE
Internal Osc.	0
External Osc.	1

2) IN1 Options

DESCRIPTIONS		CODE	CURRENTS (NOTE 4)
Ext. Powe (Notes 1 a	er ''ON'' (Pull-Up to V _{SS}) and 2)	00	Source
Tassalala	Floating Input (Note 2)	10	
Testable	Pull-Up to VSS (Note 2)	11	Source
Input	Pull-Down to V _{DD} (Note 2)	12	Sink .

mask programmable options (Continued)

3) IN2 Options

DESCRIPTIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 2)	0	
Pull-Up to V _{SS} (Note 2)	- 1	Source
Pull-Down to V _{DD} (Note 2)	2	Sink

4) IN3 Options

(a) 7-Segment Outputs

DESCRIPTIONS	*CONDITIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 3)	If Seg. Output Elec. Option is 00,40, 50 or 90	00	
Pull-Up to VSS (Note 3)	Seg. Output Elec. Option must be 00, 40,50 or 90	.01	Source
Pull-Down to V _{DD} (Note 3)	If Seg. Output Elec. Option is X0, X1 or X2, where X = 1,2, 3,6,7,8	02	Sink

^{*}See segment output elec. options

(b) Segment as Binary Outputs

DESCRIPTIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 2)	. 10	
Pull-Up to V _{SS} (Note 2)	11	Source
Pull-Down to V _{DD} (Note 2)	12	Sink


5) Digit Output Options

DESCRIPTIONS	CODE
*D1-D9 Multiplexed (1 of 9) by DSPC Only	00
*D1-D9 Multiplexed (1 of 9) by DSPA or DSPC	01
D1-D4 Binary Output by DSPB Only, D5-D9 Multiplexed (1 of 5) by DSPC Only	10
D1-D4 Binary Output by DSPB Only, D5-D9 Multiplexed (1 of 5) by DSPA or DSPC	11

^{*}D1-D4 may be turned "ON" by DSPB

6) Segment Output Func. Options

DESCRIPTIONS	CODE
7-Segment Outputs	0
Binary Output (SA-SD)	1
Binary Output (SA-SD) Inverted	2



7) Segment Output Elec. Options

*DESCRI		CODE		
DRIVER SIZE (MIL)	LOAD SIZE (MIL)	7-SEGMENT OUTPUTS	BINARY OUTPUTS	
45/0.3		00	50	
10/0.3	0.3/0.4	10	60	
	0.55/0.4	- 11	61	
20/0.3	0.3/0.4	20	70	
	0.55/0.4	21	71 -	
	1.1/0.4	22	72	
45/0.3	0.3/0.4	30	80	
	0.55/0.4	31	81	
,	1.1/0.4	32	82	
45/0.3		40	90	
		(Note 5)	(Note 5)	

^{*}Segment source and sink currents are dependent upon the size of driver and load devices, respectively. Code 00, 40, 50 and 90 don't have current sinking capability.

8) Decimal Point Output Elec. Options

Same as 7-segment output elec. options.

9) Skip PLA Options

DESCRIPTIONS	CODE
EXC- Skips When B _d = 0, 4, 8, 12	,3
EXC- Skips When B _d = 0, 8	7
EXC— Skips When B _d = 0, 4	11
EXC- Skips When B _d = 0, 1, 2, 3	12
EXC- Skips When B _d = 13, 15	16

These nine options must be specified to program proper functions, inputs and outputs of the chip. Example. For on-chip osc. direct display calculator, the following options should be chosen:

Note 1: Internal power "ON" is still active but it will be overridden by external power "ON."

Note 2: State of the pin when the input is open.

Note 3: State of the pin when segment g output is turned "OFF."

Note 4: See Performance Characteristics for detail.

Note 5: Seg, output elec. option code 40, 90 are recommended for direct LED display. See dc electrical characteristics for current capability.

¹⁾ Osc option -0

²⁾ IN1 option - 00

³⁾ IN2 option - 2 (not used for calculator)

⁴⁾ IN3 option - 00 (not used for calculator)

⁵⁾ Digit output option — 01


⁶⁾ Segment output func. option -0

⁷⁾ Segment output elec. option - 40

⁸⁾ Decimal point output elec, option - 40


⁹⁾ Skip PLA option - 12

typical performance characteristics



For IN1 code = 00, see IN2 characteristics.

IN3 Input Currents (Max)



IN3 code = 02 is chosen and if segment output elec. option is


Code = X0, IN3 sink current is 1 times of code = 12 Code = X1, IN3 sink current

is 1.84 times of code = 12 Code = X2. IN3 sink current

Code = X2, IN3 sink current is 3.67 times of code = 12


where X = 1, 2, 3, 6, 7, 8

Segment Output Source Currents (Min)




where X = 0, 1, 2

IN2 Input Currents (Max)




1N1 (code = 00) source currents are same as IN2 source currents.

Segment Output Sink Currents (Min)



where X = 1, 2, 3, 6, 7, 8

Segment Output Source Currents (Min)



where X = 0, 1, 2

9

standard instructions "0" = low = V_{DD} ; "1" = high = V_{SS}

	MNEMONIC	DATA FLOW	STATUS – SKIP IF	DESCRIPTION
	AD	$M + A \rightarrow A$		Add M(B) to A, Store sum in A.
	ADD	$C + M + A \rightarrow A$		Add carry bit to M(B). Add sum to A,
				store sum in A.
	1 - 1	1 → C Overflow	Overflow	Store sum in A.
2	SUB	$M + \overline{A} + C \rightarrow A$	Overnow	Chi and M
Arithmetic Operations	SUB			Subtract A from M
era.		Overflow → C	Overflow	Overflow to C
ō	COMP	$\overline{A} \to A$		One's complement of A to A.
ţi	LAX (Y)	$Y \rightarrow A$		$Y \rightarrow A Y = 0 - 15$
Ĕ	ADX (Y)	$A + Y \rightarrow A$	No overflow	Add constant (Y) to A. Store sum in A.
ŧ	1			Y = 1, 215.
∢	TAM		$A = \dot{M}(B)$	Compare contents of A to M(B), skip
				if A = M(B)
	sc	1 → C		Set C register
	RSC	0 → C		Reset C register
	тс		C = 0	Skip if C = 0
	DSPA*	$A \rightarrow S_a - S_g, C \rightarrow S_p$		A to output latches, 7-segment decoded
	30.7.	л оа од, о ор		to $S_a - S_g$. Segment decode is
	1			=
=				programmable. (7-segment or 4-bit binary).
Input/Output	1 0000	D4 D4 D4 T		C to S _p latch.
,0	DSPB	B4 − B1 → D4 − D1		B4 – B1 to digit output latches D4 – D1
ž t/	DSPC*	B4 − B1 → D9 − D1	Always Skips	B4 — B1 decoded to digit output
<u>=</u>		,		latches, (1 of 9), $B_d = S \rightarrow 13$
	RGPO	Reset Output		GPO is latched to VSS
	SGPO	Set Output	,	GPO is latched to VDD
	READ	K4 − K1 → A		Read K inputs to A
	TIN1		IN1 = 1	Test IN1
Input Test	TIN2		IN2 = 0	Test IN2
ŭ	ТКВ		K = 0	Skip if any K input active.
<u> </u>	TIN3	·	IN3 = 0	Test IN3 (SEG g)
	GO	I ₆ – I ₁ → P	1143 - 0	
	CALL	16 - 11 → P If (LG) SET - SR		Load next ROM instruction address.
	CALL			Call subroutine. If previous
		$I_6 - I_1 \rightarrow P$,	*	instruction was not LG, set SR.
2		$SA_W \rightarrow SB_W$, P+1 $\rightarrow SA$		
io.	RET	SA _W → P _W		Pop up ROM address save registers.
2		If (SR) SAp → Pp		0 SR
Control Functions		SA _W ↔ SB _W		
tro	LG/GO	$I_4 - I_1 \rightarrow P_p$		Two micro-cycle operation. Long GO
ρ		I ₆ − I ₁ (Second Word) → P _W		TO, Load Pp and Pw.
	LG/CALL	$SA \rightarrow SB, P + 1 \rightarrow SA$. Two micro-cycle operation. Long
		I6 - I1 (Second Word) → PW		call. Load Pp and Pw. Push down
	İ			address save registers.
	NOP			
		A ← M(B)	·	No operation.
	EXC (r)	_ ' '		Exchange data word at M(B) with A
		$B_r \oplus r \rightarrow B_r$	'	EXCLUSIVE-OR B _r with r. $r = 0, 1, 2, 3$
Digi ns	EXC -(r)	A ↔ M(B)		Exchange and decrement B
Memory Digit Operations		$B_r \oplus r \rightarrow B_r, B_d - 1 \rightarrow B_d$	B _d → 3, 2, 1, 0	EXCLUSIVE-OR B_r with r. $r = 0, 1, 2, 3$
nor	EXC +(r)	A M(B)	·.	Exchange and increment Bd
je Me		$B_r \oplus r \rightarrow B_r, B_d + 1 \rightarrow B_d$	B _d → 13	EXCLUSIVE OR B_r with r , $r = 0, 1, 2, 3$
-	MTA (r)	M(B) → A	*	Load accumulator with data word M(B)
		$B_r \oplus r \rightarrow B_r$		EXCLUSIVE-OR B _r with r. r = 0, 1, 2, 3
=				27,0200, 72 01, by William 0, 1,2,0
/ Bi		ļ		
rati	TM (Z)	·	M (B, Z) = 0	Test bit Z of M(B), skip if zero
Memory Bit Operations			,	Z = 1, 2, 4, 8
	10/1			
	LB (r,d)	$r \rightarrow B_r, d \rightarrow B_d$		r = 0, 1, 2, 3. d = 5, 6, 7, or 12, 13, 14, 15
ss	ATB	$A \rightarrow B_d$!	Transfer contents of accumulator to
ddre				B _d register
Ac	ВТА	$B_d \rightarrow A$		Transfer contents of B _d register to
mory Addr Operations				accumulator
Memory Address Operations	SB7	Set B7		Sets B7. 5th register is addressed
Σ				independent of B5 and B6.
	RB7	Reset B7		B5 and B6 are unchanged



SECTION 10 KEYBOARD ENCODER CIRCUITS



Keyboard Encoder Circuits

For additional application information, see AN-128 and AN-139 at the end of this section.

MM5740 90-key keyboard encoder

general description


The MM5740 MOS/LSI keyboard encoder is a complete keyboard interface system capable of encoding 90 single pole single throw switch closures into a usable 9-bit code. It is organized as a bit paired system and is capable of N key or two key rollover. The MM5740 is fabricated with silicon gate technology and provides for direct TTL/DTL compatibility on Data and Strobe outputs without the use of any special interface components.


features

- TRI-STATE® data outputs directly compatible with TTL/DTL or MOS logic
- Function inputs directly compatible with TTL/ DTL logic

- Only one TTL level clock required
- N key/two key rollover (mask programmable)
- 90 key-quad mode capability
- One character data storage
- Repeat function (selectable)
- Shift lock with indicator capability
- Key bounce masking by single external capacitor
- Level or pulse data strobe output
- Data strobe pulse width control

block and connection diagrams





TRI-STATE is a registered trademark of National Semiconductor Corp.

absolute maximum ratings

Data and Clock Input Voltages and Supply Voltages with Respect to V_{SS} Power Dissipation Operating Temperature Storage Temperature

Lead Temperature (Soldering, 10 seconds)

+0.3V to -20V 600 mW at $T_A = +25^{\circ}C$ $-25^{\circ}C$ to $+70^{\circ}C$ ambient $-65^{\circ}C$ to $+160^{\circ}C$ $300^{\circ}C$

electrical characteristics (Note 1,5)

PARAMETER		CONDITIONS	MIN	TYP	MAX .	UNITS
Clock Repetition Rate			10		200	kHz
	٠ ا		2.4	1	2.6	μs
Clock Pulse Width		Rep. Rate = 200 kHz Rep. Rate = 10 kHz	20		80	μs
Clock Amplitude						.,
Logic Level "0"					3.25	V
Logic Lével "1"		•	+0.4	1 1		
Clock Transition Times					100	ns .
Risetime		Rep. Rate = 200 kHz			100	ns
Falltime		Rep. Rate = 200 kHz		1	100	l
Clock Input Capacitance				5.0		pF
Data Input Levels, Y1 thru	Y10 ·		'			
Logic Level "0"					V _{SS} - 1.5	V.,
Logic Level "1"			-4.5	1	3.25	V
Logic Level "0"			+0.4	-	3.25	v
Logic Level "1"			10.4	į.		
Data Strobe Control		·		t	+3.5	V
Logic Level "0"			+0.4	1	13.5	V
Logic Level "1"			+0.4	1	ľ	
Data Output Levels, X1 th	ru X9			1	V _{SS} = 0.75	1 V
Logic Level "0"		When Connected to Y1 thru Y10	-4.5	1	V _{SS} 0.73	V
Logic Level "1"		via Switch Matrix, (C _L = 75 pF)	1 7.3			1
B1 thru B9 and Data Strob	e .			ł	V _{SS} - 1.0	V
Logic Level "0"		I = 100μA (Note 2) I = 1.6 mA (Note 2)	+0.4		155	V
Logic Level "1"			1	V _{GG} - 2.0		V
Shift Lock Voltage Open		Before Closure				V
Shift Lock Voltage Closed		Switch Closed	· ·	V _{SS}		
Shift Lock Voltage Locke	d	After Release, (I = 1.0 mA)		. V _{ss} 5.0	V _{SS} - 8.0	V
		(Figure 2)				
Transition Times					2.5	μs
Data Strobe (T _{DS1})		C _L = 100 pF, I = 1.6 mA	1		1.0	μs
Data Strobe (T _{DS0})		C _L = 100 pF, I = 100μA			1.0	
Data Output Levels				-	2.5	. μs
(T _{DO1})		C _L = 100 pF, I = 1.6 mA	i		1.0	μs
(T _{DO0})		$C_L = 100 \text{ pF, I} = 100 \mu\text{A}$		1	1	
Output Enable Setup Tim	e (Toes)		2.5	ľ		μs
Output Enable Release Ti	me (T _{OER})		2.5			μs
Repeat Input Pulse Width		(Note 3)				1 .
nepeat input i uise Midii	· HPW	f _{CLOCK} = 10 kHz	10			ms
		f _{CLOCK} = 200 kHz	0.5			ms
Power Supply Current		l _{GG} , l _{SS}		20	35	mA

Note 1: These specifications apply for V_{SS} = +5.0 VDC ±5%, V_{GG} = -12.0 VDC ±5%, V_{LL} = GND and T_{A} = 0°C to +70°C.

Note 2: When outputs B1 thru B9 and Data Strobe are driving TTL/DTL VSS - VLL \leq 5.25V. When driving MOS, VSS - VLL \leq 10.0V.


Note 3: Trpw min = 100 x fclock

Note 4: If shift and control inputs are derived from a single pole, single throw switch closure to V_{SS}, a 100 OHM resistor returned to V_{LL} (GND) is required on these inputs.


Note 5: The following inputs have internal pull-up resistors to V_{SS}: clock, output enable, repeat, shift, control.

description of p	in functions	
NAME	PIN NO.	FUNCTION
X1-X9	4-12	These pins are chip outputs which are used to drive the key switch matrix. When activated (at the appropriate scan time) they are driven high.
Y1-Y10	22-31	Pins 22-31 are the Y sense inputs which are connected to the X drive lines via the key switch matrix. They are internally precharged to a low state and are pulled high upon switch closure.
B1-B9	1, 33-40	These are the data outputs which represent the code for each keyswitch. They are TRI-STATE outputs with direct TTL compatibility. When the output enable input (Pin 15) is high, these outputs are in the third state.
Data Strobe Output	13	The function of this pin is to indicate that valid data has been entered by the keyboard and is ready for acceptance. An active data strobe is indicated by a high level. The data strobe may be operated in the pulse or level mode as indicated by the timing diagram.
Data Strobe Control	14	The basic purpose of this input is to provide data strobe output pulse width control. When connected to the data strobe output (Pin 13), the data strobe will exhibit a one bit wide pulse width. The pulse width may be varied by interposing an RC network between the data strobe output and the strobe control input. For level mode of operation the data strobe control input may be tied to Vss or to the data strobe output.
Output Enable	15	This input serves to TRI-STATE the data output (B1-B9) lines. In addition, it controls the return of the data strobe to the idle condition (low state) which is needed in the level strobe mode of operation.
Repeat	16	The repeat input is designed to accept a repeat signal via the repeat key. One data strobe will be issued for each positive interval of the repeat signal. Thus, if a 10 Hz signal is applied to the repeat input via the repeat switch, a 10 character per second data strobe will be issued when a data key and the repeat key are held depressed.
Key-Bounce Mask	17	This pin is intended as a timing node to mask switch key-bounce. The mask time interval is generated by connecting a capacitor to this pin.
Shift Control	21	When this input is brought to a logic "0" (V_{SS}) level, the encoder will assume the shifted character mode.
	19	A logic "0" places the encoder in the control character mode.
Shift Lock I/O	20	This pin is intended to serve as an input when the shift lock key is depressed. It places the encoder in the shift mode. Upon release of the key, the shift mode will be maintained and this pin will serve as an output to drive an indicator. This function is reset by depressing the shift key.
Clock	3	A TTL compatible clock signal is applied to this pin. A bit time is defined as the time from one negative going transition to the succeeding negative going transition of the clock.
V _{SS}	32	+5.0V supply
V _{LL}	2	Ground
V _{GG}	18	-12V supply

timing diagram



applications information



Pulse Data Strobe Mode

Level Data Strobe Mode

key bounce capacitor values




FIGURE 1. Key-Bounce Mask Time

application






FIGURE 2. Shift Logic I/O Interface

repeat switch function




Repeat Switch Connections



Note: Both Repeat Switch and a Data Key must be depressed to enable repeat function. For N-Key Rollover, the data outputs will represent the current valid data key (N Key Roll during Repeat).

Repeat Function

typical applications



CODE ASSIGNMENT CHART

Customer:	
Date	

MAT	RIX RESS		C	оммо	ON			UNSI	HFT				IFT			CONT	ROL			SHI CONT				CHAR	ACTER	
х	Y.	В1	В2	В3	B4	Bg	85	В ₆	В7	88	B ₅	В6	B ₇	88	B ₅	В ₆	B ₇	B ₈	85	В ₆	В7	B ₈	US	s	. с	sc
(Note 3)													<u> </u>					<u> </u>								
	2									_		<u> </u>	<u> </u>	<u> </u>				_	L	<u> </u>	L					ļ
	3	<u> </u>			_							_	-	<u> </u>			-	-	<u> </u>	_	-	-			-	↓
	4				-		<u> </u>	-	-	<u> </u>	<u> </u>	├	-		_	- '	-	├								
	5	ļ												<u></u>		-	_	<u> </u>		_	<u> </u>	_	ļ	ļ	-	-
	6				├	_		ļ	_	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>			ļ	-	<u> </u>					-		
	7	ļ	<u> </u>	<u> </u>		_	<u> </u>					<u> </u>	ļ	<u> </u>	<u> </u>	_		<u> </u>	<u> </u>		<u> </u>					
	8	<u> </u>				<u> </u>		-	_	_	_	<u> </u>	ļ	<u> </u>				ļ	<u> </u>		-	ļ				ļ
	9						<u> </u>	<u> </u>				├	<u> </u>		_	_		<u> </u>	<u> </u>	<u> </u>	├	ļ	<u> </u>	<u> </u>	<u> </u>	
	10			-	<u> </u>	-	ļ					├	-		-			├				<u> </u>	ļ	<u> </u>	 	
	1	<u> </u>		<u> </u>	ļ		<u> </u>			-		<u> </u>	-			-		-								-
	2	-					-				<u> </u>	ļ			<u> </u>											ļ
	3					-	├		-	_		├	 		-	-		<u> </u>					ļ		 	
	4	-		-		-	├			-	<u> </u>		├				ļ				-			 		
	5			-		_	 			-	-	-	-	-	<u> </u>	-	-	├	-	_	-	<u> </u>	 	-		
	6	-		-		_				-	<u> </u>	-		-			-	├-	├	-	-	ļ				
	7	 	-		 		 	 		-	ļ	├		-			ļ	-	 		-	<u> </u>	ļ		-	├
	9	<u> </u>		ļ	 		├		-			 		-	 	-	-	├		 	├			-	 	
	10	-	-			-							-					├		-			ļ			
	10			-		-	-		-	-		-		-	-	-		╁		-	-					
	2	├-	-	-	-		├	-	-	-	-	-	-	-	-		-	-	<u> </u>	-	-		-		 	
	3	-	-	-	<u> </u>	-	 		-	 	<u>-</u>	-		-	├		-	┼	 	-	 	-	<u> </u>	-		
	4	├-					 	-	├-	-	 	╁	-	-				-		-			 		-	
	5	 	-	-	 		 	-	-	-	-	-	-	-	\vdash		-	<u> </u>	<u> </u>	-	-	-		-		
· · · · · ·	6	-	-	-	-	-	 	-	<u> </u>	<u> </u>	-	\vdash	 	-	\vdash	-		1	-						-	
	7	┢	-	-	-		-	-	-	-	├	\vdash	-	-	-		-	+-	-	<u> </u>	-				-	\vdash
	 	├		-	-		-	-	-	-	├	\vdash	-	<u> </u>	-		-	-	-	-	-	-	 			-
	8	 	-	<u> </u>			<u> </u>	-	-	├-	├	-	-	-	<u> </u>		-	\vdash	-	-		-	ļ			
	9	 		<u> </u>	<u> </u>	-	<u> </u>	-	ŀ-	-	├		-	-		-		├	<u> </u>	-	-	-	<u> </u>			-
	10	<u> </u>	1	L	İ						Ĺ	1	Ĺ	l				1		l				L	L	i

	Rollover

Page of 3 (Note 1)

Note: Use B8 if parity bit is desired

Note 1: 3 code assignment charts are required for each keyboard encoder pattern. Fill in a "1" or "0" in each output box (B₁ thru B₉). Indicate page number.

Note 2: The matrix is 9 "X" locations by 10 "Y" locations.

Note 3: Write in 10 one's, 10 two's, etc. in successive X address locations up to 9. This will fill 3 charts. The first page will have address matrix location 1,1; 1,2: 1,3... 1,10; 2,1; 2,2... 2,10; 3,1, etc. up to 3,10. Page 2 has 4,1 to 6,10. Page 3 has 7,1 to 9,10. Note 4: A contact closure at the address matrix location will cause the appropriate bit pattern to appear at the output in negative true logic. V_{OH} = "0"; V_{OL} = "1."

Note 5: See application note AN-80 for coding example.

² Key Rollover

MM5740AAE, MM5740AAF CODE ASSIGNMENT CHARTS

MAT			cc	OMMO)N			UNS	HFT			SH	FT			CONT	roL			SHI				CHAR	ACTER	
х	Υ	В1	В2	В3	В4	B ₉	B ₅	В ₆	В7	В8	85	B ₆	В7	В8	B ₅	В6	В7	В8	B ₅	В ₆	В7	88	US	S	С	sc
1	1	0	0	0	1	0	1	1	0	1	1	1	0	1	1	1	0	1.	1	1	0	1	8	8	8	8
1	2	0	0	1	0	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	4	4	4	4
1	3	1	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	5	5	5	5
1	4	1	0	0	0	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1
1	5	0.	1	0	0	0	1	1	0	1	-	1	0	1	-	1	0	1	1	1,	0	1	2	2	2	2
1	. 6	1	1	0	0.	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	3	3	3	3
1	7	0	0	0	0	1	1	1	0	0	1	1	0	0	t	1	0	0 .	1	1	0	0	O.	Ç.	0	0 -
1	8	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	- 6	6	6	6
1	9	1	. 0	0	- 1	0	1	1 -	0	0	1	1	0	0	1	1	0	0	1	1	0	0	- 9	- 9	9	9
- 1	10	1	1	1	0	0	1	1	0	1	-	1	0	1,	-	1	0	1	1	1	0	1	7	7	7	7
2	1	0	0	1	1	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	0	FF,	FF	FF	FF
2	2	1	0	- 1	1	1	0	0	0.	1	0	0	0	1	0	0	0	1	0	0	0	1	CR	CR	CR	CR
2	3	0	0	1	1	0	1	0	0	1	1	0	0	1 :	1	0	0	1	1 -	0	0	1	FS	FS	FS"	FS
2	4	1	0	1	1	0	1	0	0 .	0	1	0	0	0	-1	0	0	0	1	0	0	0	GS	GS	GS	GS
2	5	.1	1	0	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	VT	VT .	VT	VT
2	6	0	1	1	1	0	0	0	0	- 1	0	0	0	1	0	0	.0	1	0	0	0	1	SO	SO	SO	SO
2	7	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	SP	SP	SP	SP
2	8	1	0	0	1	0	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	нт	нт	нт	HT
2	9.	0	0	0	1	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	88	. BS	BS	8S
. 2	10	1	0	1	1	1	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1				
3	1	0	0	0	0	0	1	1	0	0	1	1	0.	0	1	1	0	0	1	1	0	0	0	0	0	0
3	2	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LF	LF	LF	LF
3	3.	0	0	0	0	0	1	0	1	0	0	0	1	1	1	0	0	1	0	0	0	0	Р	60	DLE	NUL
3	4	1	1	1	1	1	- 1	1	1	1	1	1	1	1	1	1	1	1	1	1_	1	1	DEL	DEL	DEL	DEL
3	5	1	1	0	1	0	1	-1	0	1	0	1	0	0	1	1_	0	1	0	1	0	0	<u> </u>	1	1	<u> </u>
3	6	0	1	1	1	1	0	1	0	0	0	1	0	0	0	1_	0	0	0	1	0	0	<u> </u>	<u> </u>	<u> </u>	
3	7	1	1	1	1	0	. 0	1	0	1	1.	1	0	0	0	1	0	1	1	1	0	0		?		,
3	8	0	0	0	0	0	- 1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1	Р	Р	DLE	DLE
3	9	1	1	1	1	0	0	0	1	1	0	ō	1	1	0	0	0	0	0	0	0	0	0	0	SI	SI
3	10	0	1	0	1	1	1	.1.	0	0	0	1	0	1	1	1	0	0	0	1	0	1	<u> </u>		:	·

MAT!			cc	MMO	ÒN			UNS	HIFT			SH	IFT			CONT	ROL			SHI	FT ROL			CHAR	ACTER	
X	Y	В1	B ₂	В3	84	89	85	В ₆	В7	В8	B ₅	В6	В7	B ₈	В5	В6	В7	88	B ₅	86	87	88	US	s	С	sc
4	1	1	0	0	1	0	1	1	Ò	0	0	1	0	1	1	1	0	0	0	1	0	1	9)	9)
4	2	1	0	0	1	0	0	0	1	1	0	0	1	1	0	0	.0	0	0	0	0	0	1	- 1	нт	нт
4	3	1	1	1	1	1	0	0	1	1	1	0	1	0	0	0	0	0	1	0	0	1	0		SI	US
. 4	4	1	1	0	1	0	0	0	1	0	1	0	1	1	0	0	0	1	1_	0	0	0	К	11	VT	ESC
. 4	5	0	0	1	1	0	0	0	1	1	1	0	1	0	0	0	0	0	1	0	0	1	L		FF	FS
4	6	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	1	1	1	0	0		1.0		
4	7	0	1	1	1	1	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1 .			T -	
4	8	0	0	1	1	0	0	0	1	1	0	0	1	1	0	0	0	υ	0	0	0	0	L	L	FF	FF
4	9	1	1	0	1	0	0	0	1	0	0	0	1	0	0	0	0	.1 .	0	ð	0	1	К	K	VT 1	V.T
4	10	0	0	0	1	0	1	1	0	1	0	1	0	0	1	!	0	1	0	1	0	0	8	(8	(
5	1	0	1	1	0	0	1	1	0	0	0	1	0	1.	1	1	0	0	0	1	0	1	6	&	õ	&
5	2	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1	U	U	NAK	NAK
5	3	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	0	1 .	1	0	0	1	Y	Y	EM	EM
5	4	0	1	0	1	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	J	J.	LF	LF
5	5	0	0	0	. 1	0	0	0	1	0	0	Ò	1	0	0	0	0	1	0	0	0	1	Н	н	BS	85
5	6	1	0	1	1	0	0	0	1	0	1	0	1	1	0	0	0	1	1	0	0	0	M	J	CR	GS
5	7	0	1	1	1	1	0	0	1	0	1	0	1	1	0	0	0	1	~	0	0	0	N	Λ	SO	RS
5	8	1	0	1	1	.0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	·M	М	CR	CR .
5	9	0	1	1	1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	Ν	N	so	so ·
5	10	1	1	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	7		7	
6	1	1	0	1	0	0	1	1	0	0	0	1	0	1	1	1	0	0	0	1	0	-1	- 5	9,	5	15
. 6	2	0	1	0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	R-	В	DC2	DC2
6	3	0	0	1	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	Т	Ţ	DC4	DC4
6	4	0	1	1	0	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	F	F	ACK	ACK
6	. 5	1	1	1	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	G	G	BEL	BEL
6	6	0	1	1	0	0	1	0	1	0	1	0	1	0	1	0	0	0	-	0	0	0	٧	V	SYN	SYN
6	7	0,	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	В	В	STX	STX
- 6	8	0	0	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	CAN	CAN	CAN	CAN
6	9	1	0	0	1	0	1	0	0	1	1	0	0	1	, 1	0	0	1	1	0	0	1	EM	EM	EM	EM
6	10	0	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	4	S	4	S

Negative True Logic

 $\begin{array}{lll} B_1-B_7 &= ASCII \, Code \\ B_8 &= \, Even \, parity \, (on \, B_1, \, B_2, \, B_3, \, B_4, \, B_5, \, B_6, \, B_7, \, B_8) \\ B_9 &= \, Selective \, Repeat \, Bit \end{array}$


Note: Use B_8 if parity bit is desired.

MATI			cc	MMC	ON			UNSF	HFT			SH	FT			CONT	ROL			SHI				CHAR	ACTER	
x	Υ	В1	B ₂	B ₃	В4	B ₉	B ₅	В6	B ₇	В8	B ₅	В6	В7	В8	B ₅	В ₆	В,	88	B ₅	В ₆	В7	BB	US	s	С	sc
7	1	0	1	0	0	0	-1	.0	0	0	1	0	0	0	-	0	0	0	1	0	0	0	DC2	DC2	DC2	DC2
7	2	1	0	1	0	0	0	0	1	1	.0	0	1	1	0	0	0	0	0	0	0	0	E	E -	ENG	ENG
7	3	1	1	0	0	0	1	0	0	1.	1	0	0	1	1	0	0	1	1	0	0	1	DC3	DC3	DC3	DC3
7	4	0	0	1	0	0	0	0	11 -	0	0	0	1	0	0	0	0	1 .	0	0	0	1	D .	D	EOT	EOT
7	5	0	0	.1	0	0	-1	0	0	0	1.	0	0	0	1	0	0	.0	1	0	0	0	DC4	DC4	DC4	DC4
7	6	1	1	0	0	0	0	0	1	1	0	0	1	1	0 .	0	0	0	0	0	0	0	С	·C	ETX	ETX
7	. 7	1	0	1	0	. 0	1	0	0	1	1	0	0	1	1.	0.	0	1	1	0	0	1	NAK	NAK	NAK	NAK.
7	8	0	1.	1	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	SYN	SYN	SYN	SYN
7	9	1	1	1	0	0	- 1	0	0	0	1	0	0	0	1	0	0	0 -	1	0	0	0.	ETB	ETB .	ETB	ETB .
7	10	1	1	0	0	0	1	1	0	0	0	1	0	1	1	1	0	0 -	.0	1	0	1	3	#	3	11
. 8	1	1	0	1	0	0	0	0	0 ^	0	0	0	.0	0	0	0	0	0	0	0	0	0	ENO	ENQ	ENO	ENO
8	2	1.	1	1	0	0	1	0	í	1	1.	0	1	1	1	0	0	0	1	0	0	0	w	W	ETB	ETB
8	3	0	1	1	0	0	0	0	-0	0	0	0	0	0.	0	0	0	0	0	0	0	0	ACK	ACK	ACK	ACK
8	4	1	1	0	0	0	1	0	1	0	1	0	1	0	1	0	.0	1	-1	0	0	1	S	S	DC3	DC3
8	5	1	1	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	BEL	BEL	BEL	BEL
8	6	0	0	0	1	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	×	X	CAN	CAN
8	7	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ó	0	0	SI	SI	SI	SI.
. 8	8	0	0	0	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	DLE	DLE	DLE	DLE
8	9	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0.	0	0	DC1	DC1	DC1	DC1
8	10	0.	1	0	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	2	"	2	
9	1	0	0	0	0	0	0	0	0	0	0	0	0	.0	0	0	0	0	0	0	0	0	NUL	NUL	NUL	NUL
9	2	1	0	0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	0	0	DC1	DC1
9	3	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	ESC	ESC	ESC	ESC
9	4	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	A	A	SOH	SOH
9	5	1	0	0	0	0	0.	0	0	1	0	0	0.	1	0	0	0	1	0	0	0.	1	SOH	SOH	SOH	SOH
9	6	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1 -	Z	Z	SUB	SUB
9	7	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	STX	STX	STX	STX
9	8	1	1	0	0	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	0	ETX	ETX	ETX	ETX
9	9	0	0	1	0	0	.0	0	0	1	0	0	0	1	0	0	0	11	0	0	0	1	EOT	EOT	EOT	EOT
9	10	1	0	0	0	0	1	1	0	1	0	1	0	0	1.	1	0	1	0	1	0	0		1	1	1 1

Negative True Logic

B₁ - B₇ = ASCII Code B₈ = Even parity (on B₁, B₂, B₃, B₄, B₅, B₆, B₇, B₈) B₉ = Selective Repeat Bit

Note: Use B_8 if parity bit is desired.



ASR

ASR 33 MM5740AAE (N-KEY ROLLOVER) MM5740AAF (2-KEY ROLLOVER)

Typical Keyboard Arrangement



Keyboard Encoder Circuits

MM5745, MM5746 78-key keyboard encoder


general description

The MM5745, MM5746 MOS/LSI keyboard encoder is a complete keyboard interface system capable of encoding 78 double-pole single-throw switches (hall-effect, capacitive, or contact) into a 10-bit code. Full quad-mode operation allows 4 independent 10-bit codes per switch. Debounce circuits for contact keys are provided for 3 function switches. The MM5745, MM5746 is fabricated with low threshold metal gate P-channel enhancement devices and ion-implanted resistors and provides for direct TTL/DTL compatibility on Data and Strobe outputs without the use of any special interface components.


features

- 78- key quad-mode capability
- N-key/2-key rollover
- 1 character data storage
- Level or pulse data strobe output
- Data strobe pulse width control
- Key bounce delay control
- Function key debounce circuits
- Data and Strobe outputs directly compatible with TTL/DTL or MOS logic

connection diagrams (Dual-In-Line Packages)



Order Number MM5745N See Package 24



absolute maximum ratings

Voltage at Any Pin Except Outputs Voltage at Any Output Pin Power Dissipation Operating Temperature Storage Temperature VSS + 0.3V to VSS - 25V VSS + 0.3V to VSS - 20V 700 mW at TA = 25° C -25° C to +70° C ambient -65° C to +160° C 300° C

Lead Temperature (Soldering, 10 seconds)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ViH	High Level Input Voltage	With Respect to VSS	·		-1.5	V
VIL	Low Level Input Voltage	With Respect to VDD			0.8	V
Vон	High Level Output Voltage	With Respect to VSS		:	-1.8	V
VOL	Low Level Output Voltage	With Respect to VDD, IOL = 1.6 mA			0.4	• : , V
IIL.	Low Level Input Current (Logic)	$V_{SS} = 5.25V$, $V_{IN} = 0.4V$ (Not Including MOS Inputs), (Note 2)			-1.6	mA
tr	10-90% Output Rise Time	C _L = 50 pF			1	μs
tf	90–10% Output Fall Time	C _L = 50 pF			1	μs
td	Delay Time Input to Output	Delay Capacitor = 0, RL = 200Ω			20	μs
ts	Delay from Strobe to Data Output		0.5			μs
D _{td}	Delay R/C Time Delay	$\pm 25\%$ Variation Max per Given Set of R and C	·40		80	μs
		R-Useful Range C-Useful Range at Min R	200 0.001		680 0.002	kΩ μFc
I _{td}	Inhibit One-Shot Time Delay	±25% Variation Max per Given Set of R and C	1		30	ms
		R–Useful Range	200	-1	680	kΩ
		C-Useful Range at Min R	0.025		0.75	μFc
S _{td}	Strobe One-Shot Time Delay	±25% Variation Max per Given Set	40		80	μ:
		of R and C Typ R-Useful Range	200		680	kΩ
		C-Useful Range at Min R	0.001		0.002	μFo
B_{td}	Debounce Oscillator	±25% Variation Max per Given Set	1		7	m
		of R and C R-Useful Range	200		680	kΩ
		C-Useful Range at Min R	0.025		0.175	μΕσ
Iss	Supply Current	V _{SS} = 5.25V			100	m/
IGG	Bias Current	V _{GG} = −18V			5	m/

Note 1: $V_{SS} = 5V \pm 5\%$, $V_{DD} = Gnd$, $V_{SS} = -12V$ to -18V and $T_A = 0^{\circ}C$ to $+70^{\circ}C$.

Note 2: The following inputs have internal pull-up resistors to VSS: Output Enable, Output Data Polarity.

functional description

A block diagram of the MM5745 and MM5746 keyboard encoders is shown in *Figure 1*. Connection diagrams for these devices are shown on the previous page. The following discussions are based on *Figure 1*.

Coded Key Inputs

Thirteen MOS type coded key inputs, designated A-M can be coded in an M of N format. These codes must be

specified with each reprogramming of the coding mask. A maximum of 78 input codes may be specified. Typically, coding takes the form of 2 out of 13 inputs.

Contact Key Inputs

Three MOS type contact key inputs designated A, B and C can be used to debounce contact type switches.

functional description (Continued)

Mode Select Inputs

Two mode inputs, designated S1 and S2, are used to select any 1 of the 4 output coding modes. The binary number selections to represent a given output code mode must be specified with each reprogramming of the coding mask.

Output Data Polarity Input (MM5746 Only)

The Output Data Polarity Input, when switched from one state to the other, causes a reversal of the output data polarity. When open, the input is held high, logical "1", by an internal pull-up resistor, and the data comes through non-inverted from the output ROM.

Output Enable Input

The Output Enable Input enables the output storage latches to accept new output data and allows an output strobe to be generated. When the input is open, an internal pull-up resistor holds the input high, logical "1", and enables the output. When held low, logical "0", the output and strobe are disabled.

Debounce Oscillator R/C Input

The Debounce Oscillator R/C Input is a timing input that can eliminate closing or opening contact bounce durations of between 1 to 2 clock periods. Depending upon the length of bounce and R/C values chosen, the output will be delayed from the inputs from 1 to 14 ms. The resistor connects to VGG and the Capacitor connects to VSS.

Strobe One-Shot R/C Input

The Strobe One-Shot R/C Input is a timing input used to adjust the width of the delayed output strobe. The strobe width has a $\pm 25\%$ variation for a given set of R

and C. The pulse width range can be varied between 1 μs and 10 ms. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C input.

Inhibit One-Shot R/C Input

The Inhibit One-Shot R/C Input is a timing input used to disable the Encoder Chip outputs for a period of time after new data has appeared at the outputs and a strobe issued. The inhibit time is necessary to allow the Coded Key inputs to settle out after a keyswitch is depressed. The time slot is adjustable from 1–10 ms $\pm 25\%$. The recovery time is less than 100 μ s. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C Input.

Delay R/C Input


The Delay R/C Input is a timing input used to determine that valid data is present at the Coded Key Inputs. Valid data must be present continuously for some period of time adjustable between 40 and 80 µs ±25% before the data is accepted as valid data. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C Input.

Contact Key Outputs

Three contact key outputs designated A–C provide bounce-free non-inverted outputs corresponding to their respective inputs.

Data Outputs

Ten Data Output lines designated B0-B9 are provided. The specific output code related to a given input code and mode must be specified with each reprogramming of the coding mask.



functional description (Continued)

Strobe Output

The Strobe Output is used to indicate that new data has just been placed on the Data Output lines.

Data Transfer

Input data, typically in a 2 out of 13 format, is introduced by depressing a keyswitch. The data passes through the input buffers, input inverters, and is decoded into single line codes if the data is valid. There are a maximum of 78 single line codes and these are coded into 41-bit output words. The 41st bit is used to enable the delay R/C timer. Valid input data must be present continuously for typically 60 μ s before it is accepted as valid input data and the proper output codes and strobe are generated.

The status of the mode select inputs determines which of the 4 10-bit output codes are selected (first 40 bits). The mode select lines are programmable in binary format and therefore are decoded into single line codes. The output encode in reality has 82 input lines (78 input codes and 4 modes). When a valid input code is present and the mode is selected, the proper 10-bit word is steered through the Mode "OR" Gates and to the inputs of the storage latches. When the proper delay interval has elapsed, the load logic loads the new data into the storage latches.

Both polarities of the 10 data bits are fed to the Polarity Select Gates where the output Data Polarity Input selects the desired polarity output. The selected 10 data bits output the chip through the Output Buffers.

Logic Sequence

The Logic Sequence is not initiated until the successful completion of the delay timing cycle. At the completion of the delay cycle, 3 things happen almost simultaneously. First, a load signal of approximately 2 μ s is fed to the storage latches to accept new data. Second, the Strobe Pulse, typically 60 μ s wide, is generated. This pulse will not go true until at least 1/2 μ s after the data is present at the outputs. Third, the inhibit timing cycle is initiated within 2 μ s after the load and strobe inputs are generated and locks out the load and strobe inputs for the duration of the inhibit timing cycle. This insures that only one strobe is generated and no data is changed during the inhibit cycle.

If the input data disappears less than $1/2~\mu s$ after the completion of the delay cycle, it is possible that erroneous logic sequencing can take place. The symptoms

are new data, but no strobe or no new data, but a strobe is generated.

If the output enable input is held false, no logic sequencing can take place and the chip remains locked up with the existing data statically available at the outputs and no strobes can be generated.

A programming option is available wherein a level strobe can be specified instead of the delayed strobe as described above. In this option, the level strobe goes true at the end of the delay cycle as does the delayed strobe, but is remains true as long as a valid data input signal is present. It is not affected by the inhibit timing cycle. The level strobe responds to the data input lines and is inhibited only by the Output Enable going false.

Debounce Circuits

The debounce circuits utilize a pulse train clock oscillator and shift registers. The input must remain in one state for 2 consecutive clock pulses before it will change the output to that state. The outputs follow the input, in that they are non-inverting.

OPTIONS

The following options are customer specified. (For format information, see Programming Format section).

Input Code

The input code M out of N (typically 2 out of 13) must be specified for each reprogramming of the coding mask.

Mode Select

The Mode Select lines bit pattern must be specified for each mode for each reprogramming of the coding mask. Each mode must be specified whether used or not.

Output Code

The Output Code must be specified for each input code and mode as above.

Strobe

The Delayed Strobe is automatically selected unless the option for the level strobe is selected.

Input Resistors

Each of the 13 inputs and the 2 mode select inputs may have internal resistors (4.5 k Ω ±30%) connected to VSS, VDD or left open.

functional description (Continued)

Programming Format

The MM5745 and MM5746 keyboard encoders are programmed using 4 types of punched data cards whose function and format are explained as follows:

I. Shift Input (Mode Select) Cards

Possible

Characters

Mode select data is contained in a set of 4 cards which specify the ROM mode to be selected for each of the possible shift input combinations.

SHIFT INPUT CARD FORMAT (Columns not listed will contain no punches)

Meaning

1-6	"OPTION"	Shift input-ROM mode
		assignment to be specified
8	Digits 1-4	Particular shift input
10	= or Blank	Equals, nothing punched
	(Note 5)	
12	Digits 0-3	ROM mode:
		0 = Mode 1
		1 = Mode 2
		2 = Mode 3
		3 = Mode 4

II. Device Option Cards

Column

Device option data is contained in a set of 16 cards which specify level or delayed strobe output and establish positive, negative or floating input resistor connections.

DEVICE OPTION CARD FORMAT

Column	Possible Characters	Meaning
1–6	"OPTION"	Device options to be specified
7, 8	Digits 5—20	Involved device inputs and outputs are respectively, A—M, S1, S2 and Delay/Level strobe output
10	= or Blank (Note 5)	Equals, nothing punched
12	Digits 0, 1 or 2	For options 5–19: 0 = No connection 1 = Input resistor tied to

 V_{DD}

VSS For option 20: 0 = Level strobe 1 = Delay strobe

= Input resistor tied to

Note 1: Words 01 through 09 require leading zeros.

Note 2: A pattern of 0's and 1's describes the input codes. A "2" indicates that neither the original nor the inverted array lines have transistors associated with them, while a "3" means both lines have transistors associated with them.

For example, if only 11 inputs are used, use a "2" in the remaining 2. This means only 11 of the 13 gates needs to be checked, thereby increasing yield. If less than 78 inputs are used, a "3" in one of the 13 inputs prevents the input from being used.

Note 3: A "1" indicates that the IS1 signal will be generated by the word line. A "0" means that IS1 is not generated. Used to block any unused decoded input out of the 78 total.

Note 4: "0" and "1" symbols for the output codes correspond to the logic levels defined for the device outputs.

Note 5: If cards were punched on a keypunch machine with character sets other than IBM ϕ 29 type, a "BLANK" should be used rather than an "=".

III. Coding Data Cards

ROM coding data is contained in a set of 78 cards with 1 card for each ROM word.

CODING DATA CARD FORMAT

Column	Possible Characters	Meaning
1 .	Character A	Address character
2, 3	Digits 00-77	ROM word identification (Note 1)
5	Digits 0, 1, 2 or	Input A input code
•	3 (Note 2)	•
17		Input M input code
20	Digits 0 or 1	IS1 enable gate code (Note 3)
24	Digits 0 or 1	Output 9, mode 1 (Note
•		4) .
33		Output 0
36	Digits 0 or 1	Output 9, mode 2 (Note
•		4)
45		Output 0
48	Digits 0 or 1	Output 9, mode 3 (Note
•	3	4)
57		
60	Digits 0 or 1	Output 0
	Digits 0 of 1	Output 9, mode 4 (Note 4)
69		Output 0
71, 72	Digits 00—54	Decimal row sum (total of all 1's in a particular row)


IV. TB Cards


The total of all 1's in the individual columns of data established by the previous Coding Data Cards is stored on 54 TB cards. This allows a cross check of the data.

TB CARD FORMAT


Columns	Possible Characters	Meaning
1,2	ТВ	TB card identification
3, 4	Digits 00-54	Particular column of data totalled
6	= or Blank	Equals, nothing punched
9, 10	Any value between between 00 and 78	Total of all 1's in that column

typical performance characteristics





timing diagram





Keyboard Encoder Circuits

MM54C922/MM74C922 16 key encoder MM54C923/MM74C923 20 key encoder

general description

These CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have onchip pull-up devices which permit switches with up to 50 k Ω on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two key roll over is provided between any two switches.

An internal register remembers the last key pressed even after the key is released. The TRI-STATE® outputs

provide for easy expansion and bus operation and are LPTTL compatible.

features


- 50 kΩ maximum switch on resistance
- On or off chip clock
- On chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- TRI-STATE outputs LPTTL compatible
- Wide supply range

3V to 15V

Low power consumption


connection diagrams

Dual-In-Line Package



Order Number MM54C922N or MM74C922N See Package 20

Dual-In-Line Package



Order Number MM54C923N or MM74C923N See Package 20A

absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range
MM54C922, MM54C923
MM74C922, MM74C923
Storage Temperature Range

 $V_{CC} - 0.3V$ to $V_{CC} + 0.3V$

-55°C to +125°C -40°C to +85°C -65°C to +150°C Package Dissipation
Operating V_{CC} Range
V_{CC}

VCC Lead Temperature (Soldering, 10 seconds) 500 mW 3V to 15V 18V 300°C

dc electrical characteristics Min/max limits apply across temperature range unless otherwise noted

	PARAMETER	CONDITIONS	M1N	TYP	MAX	UNITS
смоs то	CMOS					
V _{T+}	Positive-Going Threshold Voltage at Osc and KBM Inputs	$V_{CC} = 5V$, $I_{IN} \ge 0.7 \text{ mA}$ $V_{CC} = 10V$, $I_{IN} \ge 1.4 \text{ mA}$	3 6	3.6 6.8	4.3 8.6	, _V
		$V_{CC} = 15V$, $I_{IN} \ge 2.1 \text{ mA}$	9	10	12.9	V.
V _T _	Negative-Going Threshold Voltage at	$V_{CC} = 5V$, $I_{IN} \ge 0.7 \text{ mA}$	0.7	1.4	. 2 -	V
	Osc and KBM Inputs	$V_{CC} = 10V$, $I_{IN} \ge 1.4$ mA	1.4	3.2	4	V
		$V_{CC} = 15V, I_{IN} \ge 2.1 \text{ mA}$	2.1	5	6	\ \ \
VIN(1)	Logical "1" Input Voltage, Except	V _{CC} = 5V,	3.5	4.5		V
	Osc and KBM Inputs	V _{CC} = 10V,	8 12.5	9 13.5		\ \ \
		V _{CC} = 15V,	12.5	. 1		l
VIN(0)	Logical "0" Input Voltage, Except	V _{CC} = 5V, V _{CC} = 10V,		0.5 1	1.5 2	V
	Osc and KBM Inputs	V _{CC} = 15V,		1.5	2.5	ľ
	Row Pull-Up Current at Y1, Y2, Y3,	$V_{CC} = 5V$, $V_{IN} = 0.1 V_{CC}$		-2	-5	μΑ
I _{rp}	Y4 and Y5 Inputs	V _{CC} = 10V		-10	-20	μΑ
		V _{CC} = 15V		-22	-45	μΑ
VOUT(1)	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10\mu A$	4.5			· · v
001(1)		$V_{CC} = 10V$, $I_{O} = -10\mu A$. 9			\ v
		$V_{CC} = 15V$, $I_{O} = -10\mu A$	13.5			V
Vout(0)	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_{O} = 10\mu A$			0.5	_ v
		$V_{CC} = 10V$, $I_{O} = 10\mu A$			1	· · · · ·
		V _{CC} = 15V, I _O = 10μA			1.5	\ \ \
Ron	Column "ON" Resistance at	$V_{CC} = 5V$, $V_{O} = 0.5V$		500	1400	Ω
	X1, X2, X3 and X4 Outputs	V _{CC} = 10V, V _O = 1V		300	700	Ω
		$V_{CC} = 15V, V_{O} = 1.5V$		200	500	Ω
Icc	Supply Current	V _{CC} = 5V, Osc at 0V		0.55	1.1	mA
		V _{CC} = 10V		1.1	1.9	mA
		V _{CC} = 15V		1.7	2.6	mA.
IIN(1)	Logical "1" Input Current at Output Enable	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
¹ IN(0)	Logical "0" Input Current at Output Enable	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
CMOS/LF	PTTL INTERFACE		*			
VIN(1)	Logical "1" Input Voltage, Except	54C, V _{CC} = 4.5V	V _{CC} -1.5			V
	Osc and KBM Inputs	74C, V _{CC} = 4.75V	V _{CC} -1.5			V
VIN(0)	Logical "0" Input Voltage, Except	54C, V _{CC} = 4.5V			0.8	V
	Osc and KBM Inputs	74C, V _{CC} = 4.75V			0.8	\ \ \ \
VOUT(1)	Logical "1" Output Voltage	$54C$, $V_{CC} = 4.5V$, $I_{O} = -360\mu A$	2.4			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		74C, V _{CC} = 4.75V,	2.4			V
		$I_{O} = -360 \mu A$				
V _{OUT} (0)	Logical "0" Output Voltage	54C, V _{CC} = 4.5V, I _O = -360μA			0.4	V
		74C, V _{CC} = 4.75V,			0.4	. v
		Ι _Ο = -360μΑ				

dc electrical characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT DRIVE (See 54C/74C Family Character	istics Data Sheet)				
ISOURCE Output Source Current (P-Channel)	V _{CC} = 5V, V _{OUT} = 0V, T _A = 25°C	-1.75	-3.3		mΑ
SOURCE Output Source Current (P-Channel)	V _{CC} = 10V, V _{OUT} = 0V, T _A = 25°C	-8	-15 ,	-	mA
ISINK Output Sink Current (N-Channel)	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$, $T_A = 25^{\circ}C$	1.75	3.6		mA
ISINK Output Sink Current (N-Channel)	$V_{CC} = 10V$, $V_{OUT} = V_{CC}$, $T_A = 25^{\circ}C$	8	16		mA


ac electrical characteristics TA = 25°C

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tpd0,tpd1	Propagation Delay Time to	C _L = 50 pF, (Figure 1)				
	Logical "0" or Logical "1"	V _{CC} = 5V	ĺ	60	150	ns
	from D.A.	V _{CC} = 10V		35	80	ns
		V _{CC} = 15V		25	60	ns
t0H,t1H	Propagation Delay Time from	R _L = 10k, C _L = 5 pF, (Figure 2)				
	Logical "0" or Logical "1"	V _{CC} = 5V R _L = 10k		80	200	ns
	into High Impedance State	$V_{CC} = 10V C_L = 10 pF$		65	150	ns
		V _{CC} = 15V		50	110	·ns
tH0,tH1	Propagation Delay Time from	R _L = 10k, C _L = 50 pF, (Figure 2)				
·	High Impedance State to a	V _{CC} = 5V R _L = 10k		100	250	ņs
	Logical "0" or Logical "1"	V _{CC} = 10V C _L = 50 pF		55	125	ns
· •		V _{CC} = 15V		40	90	ns
CIN	Input Capacitance	Any Input, (Note 2)		5	7.5	pF
COUT	TRI-STATE Output Capacitance	Any Output, (Note 2)		10		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

switching time waveforms



 $T1 \simeq T2 \approx RC$, $T3 \approx 0.7$ RC where R $\simeq 10k$ and C is external capacitor at KBM input.

FIGURE 1







FIGURE 2

block diagram





truth table

SWITCH POSITION	0 Y1,X1	1 Y1,X2	2 Y1,X3	3 Y1,X4	4 Y2,X1	5 Y2,X2	6 Y2,X3	7 Y2,X4	8 Y3,X1	9 Y3,X2	10 Y3,X3	11 Y3,X4	12 Y4,X1	13 Y4,X2	14 Y4,X3	15 Y4,X4	16 Y5*,X1	17 Y5*,X2	18 Y5*,X3	19 Y5*,X4
D A A	0	1 0	0	1	0	1	0	1	0	1	0	. 1	0	1	0	1	0	1	0	1
A C	0	0	0	Ö	1	1	1	1	0	0	0	0	1	1	1	1	0	0	. 0	0
U E*	0	0	0	0	0 -	. 0	0	o	Ö	ò	0	ò	ò	0	o `	o .	1	1	1	1


^{*}Omit for MM54C922/MM74C922


typical performance characteristics






typical performance characteristics (con't)






typical applications

Synchronous Handshake (MM74C922)




Synchronous Data Entry Onto Bus (MM74C922)



Outputs are enabled when valid entry is made and go into TRI-STATE when key is released.

Asynchronous Data Entry Onto Bus (MM74C922)



Outputs are in TRI-STATE until key is pressed, then data is placed on bus. When key is released, outputs return to TRI-STATE.

Note 3: The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz.

N

Keyboard Encoder Circuits

MICROPROCESSOR MATES WITH MOS/LSI KEYBOARD ENCODER

ABSTRACT

This application note is intended to show how to interface a keyboard to the IMP-16 microprocessor for the purpose of text editing. An example which includes suggested hardware and software is presented to illustrate data inputting from the keyboard to the microprocessor. This example can be used either with the IMP-16 chip set or with the IMP-16C/200 or IMP-16C/300 card.

INTRODUCTION

The MM5740 keyboard encoder interfaced to an IMP-16C card microprocessor provides a very cost-effective means of data entry that takes full advantage of the benefits of MOS/LSI technology. The MM5740 is a complete keyboard interface system capable of providing quad mode* 90 key keyboard encoding in a single integrated circuit. This chip detects a key switch closure and translates it into a coded output while providing all of the necessary functions for modern keyboard system design. Data and control outputs are directly compatible with the TTL logic inputs on the IMP-16C. Characters are read from the keyboard into the read/ write memory on the IMP-16C card by means of a program contained in PROM's on the card or in external memory. The characters may be reformatted, edited, converted to binary and processed, transferred to a floppy disk or cassette for more permanent recording, or transmitted to a central computer facility. Typical applications include text editing typewriters, alphanumeric CRT display controllers, remote terminal controllers, data entry and recording systems, operators console in man-machine interactive systems, supervisory or process control systems. Further application information is contained in AN-80 MOS Keyboard Encoding and AN-124 IMP-16 Peripheral Interfacing Simplified. Figure 1 is a functional diagram of a keyboard/IMP-16C interface using the LSI keyboard encoder.

INTERFACE CONSIDERATIONS

The Keyboard

Connecting a physical keyboard to the MM5740 will be covered briefly in the following discussion. A more comprehensive treatment is detailed in AN-80, pgs 3 - 4. For this discussion, reference should be made to *Figure 2* which details the pin connections.

The matrix drive (X_1-X_9) and sense (Y_1-Y_{10}) lines are normally connected to each other via the switch matrix. These lines detect contact closure and sense the key that was depressed. The corresponding character is obtained from a read only memory in the MM5740 which has been mask programmed for the desired code. Nine bits are available for each character. Bits 0 to 7 are generally information bits while bits 8 and 9 may be used for parity or special character control. When a valid key is entered the corresponding 9-bit character is stored internally in latches within the MM5740. After a delay of one bit time (one clock period) the data strobe (pin 13) signal will go high, indicating that data is ready and stored in the output latches. This signal alerts the IMP-16C that the character may now be taken. The function of the data strobe control input (pin 14) is to control the resetting of the data strobe once it has been activated. The output enable (pin 15) serves as the TRI-STATE® control for the code data output lines (B₁ to B₉) and is used to control the resetting of the data strobe output.

To minimize response time, the MM5740 is operated in the pulse data strobe mode. The output enable is tied to ground so that the outputs are always enabled. The data strobe is tied directly to the data strobe control. With this connection, a pulse which is one bit time wide will appear on the data strobe line to indicate available data is present. With a 200 kHz clock, one bit time translates into a 5 µs data strobe pulse.




FIGURE 1. Functional Diagram

^{*}Quad mode means the four basic keyboard modes which are; UNSHIFT, SHIFT, CONTROL, SHIFT CONTROL.




FIGURE 2. MM5740 Pin Connections

In the following sample interface design the MM5740 chip and several discrete components are mounted on a communications keyboard. A cable from the 40 pin connector on the keyboard to an 8 1/2" x 11" interface board provides the physical communications link to the processor. The interface board has space available for components to implement a cassette and CRT interface for text editing applications. Pages of text could be stored as cassette records, called up by the keyboard and displayed on the CRT. Appropriate keyboard commands could be programmed to edit the page. Lines could be inserted, deleted, copied or moved as required. The finished page could be restored on the cassette. Figure 3 is a schematic diagram of the keyboard interface logic board.

MM5740-IMP-16C INTERFACE

Three instructions are necessary for the IMP-16C to detect that a character is ready for input and to obtain that character. These instructions are given below:

LI 3, X '80 ;DEVICE ADDRESS IN AC3
BOC 13, +0 ;WAIT FOR CHARACTER READY
RIN 0 :INPUT CHARACTER INTO ACO

The first instruction sets the peripheral device address of the keybaord (X'80) into accumulator 3 (AC3). This is necessary for proper execution of the RIN instruction (AC3 is added to the sign extended displacement field of the RIN instruction and sent to the peripheral over the ADX lines). The address was chosen so as not to be in conflict with any of the IMP-16P peripherals.

The BOC instruction is essentially a test for keyboard character ready. The data strobe output (DSO) from the keyboard (cable connector pin 12) is stored in a set-reset latch built from cross coupled NAND gates (see Figure 3). This is because the DSO pulse width is one clock period or $5.0\mu s$ and the processor might not detect DSO in the required time. Refer to Figure 4 for IMP-16C/MM5740 timing. The complement output of the latch (\overline{Q}) is connected to jump condition 13 (JC13). The BOC instruction tests for JC13 and branches to the PC relative address specified in the displacement field if the condition is true. Normally JC13 is true; when a key is pressed DSO goes high which forces Q low. The jump condition will then be false and the next instruction executed. This next instruction is a RIN 0 which takes the character from the keyboard encoder (B1 to B8) into ACO. Thus, this program is in a one-word BOC loop until a key is pressed.

Execution of the RIN instruction causes:

- The peripheral device address and order code to be placed on the ADX lines at T4 of microcycle 6 (see Figure 1-3, IMP-16C Application Manual Supplement 1, pg. 1 - 3. There are eight timing pulses, T1 to T8, each microcycle. The RIN instruction requires 7 of these microcycles).
- The RDP (Read Peripheral) flag to be pulsed at T2 of microcycle 7. This is used as a peripheral input gating signal.

The peripheral address and order codes on the ADX lines are set into TTL latches on the IMP-16C during RIN microcycle 6. The ADX lines are sent to all peripherals, but only the one whose address is specified




FIGURE 3. Text Editing Keyboard (TEK) Interface Logic for IMP-16C




FIGURE 4. MM5740/IMP-C Timing Diagram

will respond. A BCD to binary decoder (DM7442) is used to select one of eight possible order codes. This provides modular expansion capability if new peripherals (keyboards, CRT's, cassettes, printers) are added to the keyboard microprocessor system. The RDP signal is latched (RDPL) on the interface to guarantee that it will be valid at T7 of RIN microcycle 7, when data is taken by the processor. At this time the address and order code is valid and the ENBL signal goes low. This signal enables the TRI-STATE buffers (DM8096, DM8098) which complement the inverted ASCII keyboard data (B₁ to B₈) and place it on the SW bus to the processor. The data is taken by the processor at T7 and transferred into ACO bits 0 to 7. At this point, one character has been obtained by the processor. The ENBL signal is also used to reset the data strobe latch which makes Q high and JC13 true. This reconditions the IMP-16C to be ready for the next character.

The MM5740's clock input (CLK) is provided by a dual one shot (DM9602) connected as an oscillator. A 200 kHz square wave is generated using the logic shown in *Figure 3*.

THE PROGRAM

In addition to the three instructions given, a control program is necessary to pack, store and count characters

and insert line delimeters—carriage return (CR) and line feed (LF). A flow chart and coding for the program are given in *Figures 5* and 6.

A line of text is terminated by a CR or when 72 characters have been entered. The CR-LF is inserted and an address pointer is incremented to designate the start of the next line. At this point, the user may request that the last line or entire message be typed on the teletype using the MESG routine in the TTY 16P PROM. Editing functions such as insert, delete, replace, copy, or move lines could be provided if the information was to be output to a CRT, cassette or floppy disc. Although the keyboard encoder (MM5740) used was mask programmed for inverted ASCII code with even parity, any code could be used.

CONCLUSION

The example below demonstrates a keyboard/microprocessor interface taking full advantage of the benefits of LSI technology—small size, increased reliability, fewer interconnections and much more functional capability per unit cost. These advantages may be exploited in a wide range of man-machine or operator interaction systems.




FIGURE 5. Flowchart of Subroutine (READL) that Reads One Line from the Keyboard

```
. TITLE TEK
       9999
                       . ASECT
                       . =X1700
       0700
               > MAIN PROGRAM
                                              ; INITIALIZE MESG ADDR
5 0700 8914 A
              TEK: LD
                               2, STADDR
                               2,MADRES
                       ST
6 0701 A90C A
               GO:
                                              ; READ 1 LINE & STORE
                     JSR
                              READL
  0702 2914 A
               ; PUT 1 IN ACO FOR TTY LINE, O TO CONTINUE READING,
               ; 2 TO OUTPUT ALL LINES ON TTY
9
                                               ;ENTER 0/1/2 IN AC0
                       HALT
10 0703 0000 A
                                               ;BIT0 AC0=1 OUT LINE
                               3) OUTL
                       BOC
11 0704 1305 A
                               4, OUTM
                                               ;BIT1 AC0=1 OUT MESAG
                       800
12 0705 1402 A
                 CONTINUE ENTERING NEXT LINE BY DEFAULT
13
                                               ; INCR ADDRESS PTR
                              2.1
14 0706 4801 A
                       AISZ
                                               CONTINUE
                               GO
15 0707 21F9 A
                       JMP
                ; OUTPUT ENTIRE MESSAGE ON TTY
                                               ; SETUP MESG STARTING
                           1, STADDR
1, MADRES
               OUTM: LD
17 0708 850C A
                       ST
                                               j
                                                   ADDRESS
18 0709 A504 A
                ; ENTER 0 AS LAST WORD FOR MESG ROUTINE IN TTY16P
19
                OUTPUT LINE OR MESSAGE
                                              ; INCR ADDRESS
                               2/1
21 070A 4A01 A
               OUTL: AISZ
                               0.0
22 070B 4000 A
                       L I
23 070C A200 A
                       57
                               0, (2)
                ; OUTPUT ON TTY USING MESG SR IN TTY16P PROM
24
                                               GOUTPUT ON TTY
                               @MESG
25 070D 2D08 A
                       JSR
                                               ; MESSAGE ADDRESS
    070F
                MADRES: . =. +1
26.
                                               ; READ NEXT LINE
                       JMP
                               GO
27 070F 21F1 A
28
                ; DATA AREA
29

    ; WORD COUNT FOR KBD

                WDCNT: . =. +1
        0711
                H00FF: WORD X100FF
                                               ⇒MASK RT WD
31 0711 00FF A
                                              CR W PARITY BIT
                               X1008D
                CR: , WORD
32 0712 008D A
                                              1) CRHLFC
                       . MORD
                               X10D0A
               CRLF:
33 0713 0D0A A
                                              ) /LF-NUL/
                LENULL: MORD
                               X10A00.
34 0714 0A00 A
                                              ;ST ADDRESS OF MESG
                               X11000
35 0715 1000 A
                STADDR: . WORD
                               X17EC3
                                               ; MESG SR ADDR TTY16P
                MESG: WORD
36 0716 7EC3 A
                ; READ 1 LINE FROM KEYBOARD & STORE IN 36 WD BUFFER
37
                ; STARTING BUFFER ADDRESS IN AC2
38
                ; CHARS ARE READ, PACKED & STORED
39
                ; CR IS TERMINAING CHAR, CR LF AT END OF LINE
40
                ; JC13 FOR DATA STROBE OUTPUT WHEN KEY IS PRESSED
                               0,36
                                               WORD COUNT
42 0717 4C24 A READL: LI
43 0718 A1F7 A
                        ST
                                0, MDCNT.
                                              ; DEVICE ADDRESS
                                3,X180
                        LI
44 0719 4F80 A
                                              ; WAIT FOR DATA STROBE
45 071A 1DFF A RDLOOP: BOC
                                137. +0
                                              ;READ 1 CHAR INTO ACØ
                        RIN
                                Ø
46 071B 0400 A
                                              ; MASK OUT LEFT BYTE
                                0. H00FF
47 0710 61F4 A
                        AND
                                               JIS IT A 1CR1
                        SKNE
                                0, CR
48 071D F1F4 A 4
                                CRODD
49 071E 210D A
                        JMP
                                               ; MOVE TO LEFT BYTE
50 071F 5008 A
                        SHL
                                0.8
                                0.1
                        ROPY
51 0720 3181 A
                    BOC
                                              ; WAIT FOR DATA STROBE
                                13/. +0
52 0721 1DFF A
                                               READ 1 CHAR INTO ACO
                      RIN
                                Ø
53 0722 0400 A
                                            ; MASK OUT LEFT BYTE
                                0, H00FF
                      AND
54 0723 61ED A
                                              ;2 PACKED CHARS
                     RADD
                                1.0
55 0724 3400 A
                                0, (2)
                                               ;STORE IN BUFFER
56 0725 A200 A
                        ST
                                                ; WAS LAST CHAR A CR
                       AND
                                0. H00FF
57 0726 61EA A
58 0727 F1EA A
                        SKNE
                                0. CR
                      JMP
                                CREVEN
59 0728 2106 A
                                              : ; INCR ADDR POINTER
                        AISZ
                                2.1
60 0729 4A01 A
                                              DECR & TEST WD COUNT
                       DSZ
                                MDCNT
61 072A 7DE5 A
                       JMP
                                RDLOOP
62 072B 21EE A
63
                ; ENTER CR-LF AS LAST WORD
 64
                    FIGURE 6. Coding for Text Editing Keyboard (TEK)
```

```
65 072C 81E6 A
                 CRODD: LD
                                  0, CRLF
                                                   CRZLINE FEED CHARS
66 072D A200 A
                         5T
                                  87 (2)
                                                  STORE IN BUFFER
67 072E 0200 A
                         RTS
                                  0
681
                 / ENTER LF-NUL AS LAST WORD
69 072F 4801 A
                 CREVEN: HISZ
                                  2,1
                                                   JINCR ADDRESS PTR
70 0730 81E3 A
                         LD
                                  0. LFNULL
                                                 JULINE FEED/NULL CHARS
71 0731 21FB A
                         JMF
                                  CRODD+1
72
73
                    MESSAGE BUFFER
74
                    EACH LINE CONTAINS A MAXIMUM OF 72 PACKED CHARS
75
                    AND A CR-LF
76
        1000
                         . =X11000
77
        0700
                         . EMD
                                 TEK
        0712
CR
CREVEN
        072F
              Ĥ
CRLF
        0713
              Ħ
CRODD
        9720
        0701
60^{\circ}
H00FF
        0711
LFMULL
        0714
MADRES
        970E
              Ĥ
MESG
        0716
OUTL
        979A
OUTM
        0708
RDLOOP
        071A
              Ĥ
READL
        0717
              Ĥ
STADDR
        0715
              A
TEK
        0700 A
MDCNT
        9719 A
NO ERROR LINES
SOURCE CK. = AE1A
```

FIGURE 6. Coding for Text Editing Keyboard (TEK) (Continued)

Keyboard Encoder Circuits



MOS ENCODER PLUS PROM YIELD QUICK TURNAROUND KEYBOARD SYSTEMS*

INTRODUCTION

Most modern keyboard designs employ MOS/LSI keyboard encoder IC's to implement all the necessary electronic functions. The key codes specified by the customer are programmed into a read only memory which is an inherent part of the encoder. Although some common encoder formats are available off the shelf, such as ASR33 teletype (MM5740AAE or MM5740AAF), there are many instances where variations of common formats are needed. Since these formats are mask programmed into the keyboard encoder, there is a certain amount of lead time (approximately 12 weeks) before a customer receives his final circuit.

By using a binary coded keyboard encoder in conjunction with a programmable read only memory, customers can build prototype keyboard systems or fill small volume orders in minimum time. This approach keeps all the encoding electronics and timing the same as in the final system, so that a minimum of redesign is necessary to configure the actual final version. This is done when the keyboard encoder with the final mask

programmed key codes is received. In addition, the usefulness of being able to reassign key codes quickly in the PROM makes system debugging and alteration an easy task.

The basic configuration for this implementation is shown in the simplified block diagram of Figure 1. The key switches and all timing signals are configured in the normal manner. The keyboard encoder chip will emit binary codes for each valid keyswitch closure. These binary outputs are used as addresses for the PROM which is programmed with the desired actual code for each keyswitch. Each key closure is transformed first to an address by the encoder and then to the final code by the PROM. In this manner, a general design is possible, with the only variable being the contents of the PROM which is easily and quickly programmed. When changes are necessary, the PROM may be erased and reprogrammed quickly making it an easy task to finalize design alterations.




FIGURE 1. Simplified Block Diagram

*REFERENCE: AN-80 MOS Keyboard Encoding by Dom Richiuso

KEYBOARD IMPLEMENTATION

A typical implementation of this approach is shown in *Figure 2*. The encoder employs a dynamic scanning technique to identify key closures. Each keyswitch is

defined by a particular X drive line and Y sense line of the encoder. In addition to the basic operation of translating a switch closure to a coded output, the MM5740




FIGURE 2. Typical Keyboard System

provides all the functions necessary for modern keyboard system design. This includes all the logic necessary for key validation, 2-key or N-key rollover, bounce masking, mode selection and strobe generation. Table I illustrates the relationship between keyswitch matrix position, key mode and the binary coded outputs of the MM5740 AAC or AAD encoder. The AAC version provides for N-key rollover while the AAD is a 2-key rollover encoder. Since there are nine X lines, ten Y lines and four modes, 360 nine-bit codes are possible.

In the general application using 90 four mode keys, a 4k PROM (MM5204) should be used. If less than 64 fourmode keys are all that is required, a 2k PROM (MM5203) may be substituted. In this case, the most significant bit (B1) from the encoder is dropped and Table I addresses would go from 0-255. When programming

the PROM, it should be noted that the MM5740 uses a bit paired coding system. Any particular key will have 5 common bits (B1, B2, B3, B4, B9) and 4 variable bits (B5, B6, B7, B8) which may change when going from one mode to another. In addition, encoder coding is specified in terms of negative logic so that it may be necessary to complement positive logic PROM contents when ordering encoder masks.

By careful PC board layout, the encoder/PROM prototyping system can utilize the same PC board as the final system with the PROM removed. This can be accomplished by arranging the traces so that it is possible to provide jumpers from the encoder outputs to the PROM outputs. Utilizing this approach allows for a minimum of tooling, parts counts and quick turnaround time for new designs.

TABLE I. Encoder/PROM Mapping

	KEY POSITION	MODE	ADDRESSES (ENCODER OUTPUT)	KEY CODE OUTPUTS (PROM CONTENTS)
	X Y		B1 B2 B3 B4 B9 B5 B6 B7 B8	B7 B6 B5 B4 B3 B2 B1 B0
KEY 1	1 1 1 1 1 1 1 1 1 1 2 1 2 1 2 1 2 1 2	Unshift Shift Control Shift Control Unshift Shift Control Shift Control	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	USER DEFINED
KEY 90	9 10 9 10	Unshift Shift	1 0 1 1 0 0 1 0 0 1 0 1 0 1	KEY CODES
KE 1 50	9 10 9 10	Control Shift Control	1 0 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1	

^{*}Encoder outputs are listed in positive true logic notation.

TABLE II. Truth Table MM5740/AAC or MM5740/AAD

^{*}NEGATIVE LOGIC NOTATION "1" = -, "0" = +



SECTION 11 INTERFACE DRIVERS

			,							
					LE	LED DRIVERS	S			
NO. OF	DEVICE	TUPUI	Vout		louT (mA)	NO. OF	TUPUT	INVERTING	RECOMMENDED	COMMENTS
DRIVERS	IAPE	COMPATIBILITY	(\state{\chi})	SINK	SOURCE	BINS	CODE		APPLICATION	
LED SEGM	LED SEGMENT DRIVERS									
4	DS8895	MOS	10		17	16	ļ	No		lour Internally Set
	DS75491	MOS	10	20	20	14		*		*Inverting with Emitter Grounded
-	DS75493	MOS	10		30	16		oN .		
	MM74C925	CMOS	6.5		40	16	Clock			4-Digit Counter/Driver with Multi-
	******					-	`			plexed 7-Segment Output Drivers
	MM74C926	CMOS	6.5		40	18	Clock			4-Digit Counter/Driver with Multi-
				***						plexed 7-Segment Output Drivers and 4-Digit Enable Drivers
	MM74C927	CMOS	6.5		40	18	Clock			4-Digit Counter/Driver with Multi-
-										plexed 7-Segment Output Drivers and 4-Digit Enable Drivers
	MM74C928	CMOS	6.5		40	18	Clock			4-Digit Counter/Driver with Multiplexed 7-Segment Output Drivers and 4-Digit Enable Drivers
5	DS8861	MOS	10	20	50	18		*		*Inverting with Emitter Grounded
7	MM74C48	CMOS	18		20	16	BCD			7
	CD4511	CMOS	18		20	16	BCD			4-Bit Storage
******	DM7446A	TTL	30	40		16	BCD			
	DM7447A	11	15	40		16	вср			
	DM7448	TTL	5.5	9		16	BCD			Requires External Transistor
	DM74LS47	11.	15	24		16	вср			
	DM74LS48	TTL	5.5	9		16	BCD .			
	DM74LS49	Ĭ	5.5	∞		14	вср		-	
-	DM74LS247	Ĕ	15	24		16	BCD			
	DM74LS248	Ĕ	5.5	9		16	BCD			
	DM74LS249	TE.	5.5	∞		16	BCD			•
	DS8659	CMOS	2		10	Dice 2		Yes	CMOS Watches	
	DS8856	TTL	5.5		9	16	ВСБ			Requires External Transistor
	DS8857	11	5.5		20	16	BCD			IOUT Internally Set
	DS8858	TTL	5.5		50	16	BCD			IOUT Externally Set
80	DS8867	MOS	10		14	18		No		
б	DS8647	CMOS	2		10	Dice	-	Yes	CMOS Watches	
	DS8648	CMOS	5		10	Dice		No	CMOS Watches	
LED DIGIT DRIVERS	DRIVERS									
4	DS8658	MOS	. 5	100		Dice		Yes	CMOS Watches	
9	DS8646	MOS	5	100		Dice		Yes	CMOS Watches	
	DS8870	MOS	10	320		14	,	Yes		DS75492 Pin-Out
	DS8877	MOS	10	20		14	ż	Yes		DS75492 Pin-Out
,	DS8892	MOS	8.8	200		16		Yes		DS75494 Pin-Out, Programmable
				7	7					Output Current

COMMENTS				Enable Control	9V Low Battery Indicator	DS8963 Pin-Out		DS8863 Pin-Out		9V Low Battery Indicator	Serial Data Input	3-Cell Operation—Low Battery Indicator	4-Cell Operation—Low Battery		6-Cell Operation—Low Battery Indicator	3-Cell Operation—Low Battery Indicator	Low Battery Indicator—On Circuit Oscillator	On Circuit Oscillator	6 Sink Drivers, 8 Source Drivers		APPLICATION	s Discharge Displays s Discharge Displays	J Displays	nels (Multiplexed)	High Voltage Gas Filled Display Tube (Constant Output Current)	neis (Multiplexed)	iels (Multiplexed)	Systems	
RECOMMENDED	APPLICATION				Calc. Display Driver		Calc. Display Driver		Calc. Display Driver		Calc. Display Driver	Calc. Display Driver	Calc. Display Driver	Calc. Display Driver	Calc. Display Driver	Calc. Display Driver			Point of Sale	:RS	АРР	Beckman and Panaplex II Gas Discharge Displays Beckman and Panaplex II Gas Discharge Displays	MOS to 7-Segment Gas Filled Displays	7-Segment Gas Discharge Panels (Multiplexed)	High Voltage Gas Filled Disp	7-Segment Gas Discharge Panels (Multiplexed)	7-Segment Gas Discharge Panels (Multiplexed)	Gas Filled Nixle Displays Vacuum Fluorescent Display Systems	
INVERTING			Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes		Yes	Yes	Yes	Yes					GAS DISCHARGE AND VACUUM FLUORESCENT DISPLAY DRIVERS									
INPUT	CODE															4-Line Coded	BCD	BCD	BCD	SCENT DIS							:		
NO. 0F	PINS		14	16	18	18	18	18	22	22	14	22	53	22	22	18	24			FLUORE		Decimal Point							
	SOURCE													-				13	13	VACUUM		High Voltage 7-Segment Decoder/Driver High Voltage 7-Segment Decoder/Driver (with Comma and Decimal Point)		igh Inputs)		ow Inputs)			
TUO,	SINK		250	150	40	200	40	200	40	40	20	100	100	100	100	110	80		80	RGE AND	DESCRIPTION	der/Driver	Buffer	river (Active H	de Driver	river (Active L	river	e Driver Display Driver	
VOUT	(x)		10	10	8	10	. 8	18	8	6 0	10	10	10	0_	10	6	10	10	10	S DISCHA		ge 7-Segment Decoder/Driver	MOS to High Voltage Cathode Buffer	8-Digit High Voltage Anode Driver (Active High Inputs)	High Voltage Cathode Driver	8-Digit High Voltage Anode Driver (Active Low Inputs)	6-Digit High Voltage Anode Driver	BCD to Decimal Decoder-Nixie Driver 16-Digit Vacuum Fluorescent Disolay Driver	
	Τ٧											*								GA		oltage 7-5	Wigh Vo	High Vol	ent High	High Vol	High Vol	Decimal T Vacuun	
INPUT	COMPATIBILITY		MOS	MOS	MOS	MOS	MOS	MOS	MOS	SOM	MOS	MOS	MOS	MOS	MOS	MOS	MOS	MOS	MOS			High Volta	MOS to	8-Digit	8-Segment	8-Digit	6-Digit	BCD to	
		ontinued)			L			, .																					
DEVICE	TYPE	DRIVERS (co	DS75492	DS75494	778830	DS8863	DS8871	DS8963	DS8872	DS8873	DS8874	DS8973	DS8974	DS8975	DS8976	DS8868	DS8664	DS8665	DS8666										1
NO. OF	DRIVERS	LED DIGIT DRIVERS (continued)	9		7	80			6							12	14				DEVICE	DS8880	DS8885	DS8887	DS8889	DS8897	DS8891	DM7441A	



Interface Drivers

CD4511BM/CD4511BC BCD-to-7 segment latch/decoder/driver

general description

The CD4511BM/CD4511BC BCD-to-7-segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-7-segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn "OFF" or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with 7-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

features

■ Wide supply voltage range

3.0V to 15V

High noise immunity

0.45 V_{DD} typ


Low power TTL compatibility

fan out of 2 driving 74L or 1 driving 74LS

- Low logic circuit power dissipation
- High current sourcing outputs (up to 25 mA)
- Latch storage of code
- Blanking input.
- Lamp test provision
- Readout blanking on all illegal input combinations
- Lamp intensity modulation capability
- Time share (multiplexing) facility
- Equivalent to Motorola MC14511


connection diagram

Dual-In-Line Package



TOP VIEW
Order Number CD4511BMN or CD4511BCN
See Package 19

Display



Segment Identification



truth table

ı			INPU	TS							-	OUT	PUT	s	
İ	LE	ΒĪ	LŦ	D	С	В	Α	а	ь	С	d	е	f	9	DISPLAY
-	х	х	0	х	х	х	х	1	1	1	1	1	1	1	8
	Х	0	1	×	Х	Х	Х	0	0	0	0	0	0	0	
	0	- 1	1	0	0	0	0	1	1	1	1	1	1	0	0
	0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
١	0	1	1	0	0	1	0	1	1	0	1	1	0	1	2
-	0	1	1	0	0	1	1	1	1	1	1	0	0	1	3
١	0	1	1	0	1	0	0	0	1	1	0	0	1	1	4
1	0	1	1	0	1	0	1	1	0	1	1	0	1	1	5
1	0	1	1	0	1	1	0	0	0	1	1	ุ 1	1	1	6
-1	0	1	1	0	17	1	1	1	1	1	0	0	0	0	7
	0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
1	0	1	1	1	0	0	1	1	1	1	0	0	1	1 .	9
١	0	1	1	1	0	1	0	0	0	0	0	0	0	0	
1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	
1	0	1	. 1	1	1	0	0	0	0	0	0	0	0	0	
۱	0	1	1	1	1	0	1	0	0	0	0	0	0	0	
ı	0	1	1	1	1	1	0	0	0	0	0	0	0	0	
1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	
l	1	1	1	X	х	х	х				*				*

*Depends upon the BCD code applied during the 0 to 1 transition of L.E.

X = Don't care

absolute maximum ratings

(Notes 1 and 2)

 $\begin{array}{cccc} V_{DD} \text{ dc Supply Voltage} & -0.5 \text{ to } +18 \text{ V}_{DC} \\ V_{IN} \text{ Input Voltage} & -0.5 \text{ to } V_{DD} + 0.5 \text{ V}_{DC} \\ T_S \text{ Storage Temperature Range} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ P_D \text{Package Dissipation} & 500 \text{ mW} \\ T_L \text{ Lead Temperature (Soldering, 10 seconds)} & 300^{\circ}\text{C} \end{array}$

V_{DD} dc Supply Voltage V_{IN} Input Voltage

recommended operating conditions (Note 2)

V_{IN} Input Voltage
T_A Operating Temperature Range
CD4511BM
CD4511BC

3 to 15 V_{DC} 0 to V_{DD} V_{DC}

-55°C to +125°C -40°C to +85°C

dc electrical characteristics CD4511BM (Note 2)

	DADAMETER	CONDITIONS	-5	5°C		25°C		125	°C	LINUTO
	PARAMETER	CONDITIONS	MIN	MAX	MIN	TYP	MAX	MIN	MAX	UNITS
I _{DD}	Quiescent Device Current	V _{DD} = 5V		5			5		150	μΑ
		V _{DD} = 10V	1	10			10		300	μΑ
		V _{DD} = 15V		20			20		600	μΆ
Vol	Low Level Output Voltage	V _{DD} = 5V		0.05		0	0.05		0.05	V
· OL		V _{DD} = 10V		0.05		0	0.05		0.05	. V
		V _{DD} = 15V	[0.05		0	0.05		0.05	V
Vон	High Level Output Voltage	V _{DD} = 5V, I _{OH} = 0 mA	4.1		4.1	4.57		4.1	 	v
۷ОН	riigii Level Output Voltage	V _{DD} = 5V, I _{OH} = 5 mA	1	l	7.1	4.24		"		. v
		V _{DD} = 5V, I _{OH} = 10 mA	3.9		3.9	4.12		3.5	l	v
		V _{DD} = 5V, I _{OH} = 15 mA	0.0		0.5	3.94		0.5	1	v
	•	V _{DD} = 5V, I _{OH} = 20 mA	3.4	1	3.4	3.75	•	3.0		v
		V _{DD} = 5V, I _{OH} = 25 mA	0.,		0	3.54		0.0		V
		V _{DD} = 10V, I _{OH} = 0 mA	9.1		9.1	9.58		9.1		v
		V _{DD} = 10V, I _{OH} = 5 mA	3.1	1	0.1	9.26] 5.1		V
		V _{DD} = 10V, I _{OH} = 10 mA	9.0		9.0	9.17	İ	8.6		v
		V _{DD} = 10V, I _{OH} = 15 mA	3.0		0.0	9.04		0.0		V
		V _{DD} = 10V, I _{OH} = 20 mA	8.6		8.6	8.9		8.2		V
		V _{DD} = 10V, I _{OH} = 25 mA				8.75		1		v
		V _{DD} = 15V, I _{OH} = 0 mA	14.1		14.1	14.59		14.1		- v
		V _{DD} = 15V, I _{OH} = 5 mA				14.27	1			v
		V _{DD} = 15V, I _{OH} = 10 mA	14.0		14.0	14.18		13.6		V
		V _{DD} = 15V, I _{OH} = 15 mA		3000		14.07				v
		V _{DD} = 15V, I _{OH} = 20 mA	13.6		13.6	13.95	10 17	13.2		V
		V _{DD} = 15V, I _{OH} = 25 mA				13.8				V
VIL	Low Level Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 3.8V	1	1.5		2.25	1.5		1.5	V
- 112		$V_{DD} = 10V$, $V_{O} = 1V$ or 8.8V		3.0		4.5	3.0		3.0	V
		V _{DD} = 15V, V _O = 1.5V or 13.8V		4.0		6.75	4.0		4.0	V
	High Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 3.8V	3.5		3.5	2.75		3.5		V .
VIH	might Level input voltage	$V_{DD} = 10V$, $V_{O} = 1V$ or 8.8V	7.0		7.0	5.5		7.0		V
		V _{DD} = 15V, V _O = 1.5V or 13.8V	11.0		11.0	8.25	1	11.0		ľ
				1						
IOL	Low Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88	1	0.36		mA mA
		$V_{DD} = 10V, V_{O} = 0.5V$	1.6	1	1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		mA
IIN	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.10		-10 ⁻⁵	-0.10		-1.0	μΑ
		V _{DD} = 15V, V _{IN} = 15V		0.10	1	10 ⁻⁵	0.10		1.0	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: VSS = 0V unless otherwise specified.


dc electrical characteristics CD4511BC (Note 2)

PARAMETÉR	CONDITIONS	-40	°C		25°C		85	°C	
PARAMETER	CONDITIONS	MIN	MAX	MIN.	TYP	MAX	MIN	MAX	UNITS
IDD Quiescent Device Current	V _{DD} = 5V		20			20		150	μΑ
	V _{DD} = 10V	1	40	[40	ļ	300	μΑ
	V _{DD} = 15V		80	l		80		600	μΑ
VOL Low Level Output Voltage	V _{DD} = 5V		0.05		0	0.05		0.05	v
	V _{DD} = 10V		0.05	ļ	o	0.05		0.05	ĺ
	V _{DD} = 15V		0.05		0	0.05		0.05	V
VOH High Level Output Voltage	V _{DD} = 5V, I _{OH} = 0 mA	4.1		4.1	4.57		4.1		v
	V _{DD} = 5V, I _{OH} = 5 mA		1		4.24			ì .	, v
	VDD = 5V, IOH = 10 mA	3.6	1	3.6	4.12		3.3	1.	V
	VDD = 5V, IOH = 15 mA		ĺ		3.94			ŀ	V
	VDD = 5V, IOH = 20 mA	2.8	į	2.8	3.75		2.5		V
•	V _{DD} = 5V, I _{OH} = 25 mA				3.54		1		٧
	V _{DD} = 10V, I _{OH} = 0 mA	9.1		9.1	9.58		9.1		v
	V _{DD} = 10V, I _{OH} = 5 mA			-	9.26				· v
	V _{DD} = 10V, I _{OH} = 10 mA	8.75		8.75	9.17		8.45		V
	V _{DD} = 10V, I _{OH} = 15 mA	1			9.04				V
	V _{DD} = 10V, I _{OH} = 20 mA	8.1		8.1	8.9		7.8		V
	V _{DD} = 10V, I _{OH} = 25 mA	1			8.75				V
· ·	V _{DD} = 15V, I _{OH} = 0 mA	14.1		14.1	14.59		14.1		,V,
	V _{DD} = 15V, I _{OH} = 5 mA				14.27				V
The second secon	V _{DD} = 15V, I _{OH} = 10 mA	13.75		.13.75	14.18		13.45		V
	V _{DD} = 15V, I _{OH} = 15 mA				14.07				· V
	V _{DD} = 15V, I _{OH} = 20 mA	13.1		13.1	13.95		12.8		٧
	V _{DD} = 15V, I _{OH} = 25 mA				13.8				V
VIL Low Level Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V		1.5		2,25	1.5		1.5	٧
	V _{DD} = 10V, V _O = 1V or 9V		3.0		4.5	3.0		3.0	V
	$V_{DD} = 15V$, $V_{O} = 1.5V$ or 13.5V		4.0		6.75	4.0		4.0	V
V _{IH} High Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 4.5V	3.5		3.5	2.75		3.5		٧
	V _{DD} = 10V, V _O = 1V or 9V	7.0		7.0	5.5		7.0		V
	V _{DD} = 15V, V _O = 1.5V or 13.5V	11.0		11.0	8.25		11.0		٧
IOL Low Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.75		0.9		mA
	$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
IN Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.30		-10 ⁻⁵	-0.3		-1.0	μΑ
	VDD = 15V, VIN = 15V	1	0.30		10-5	0.3		1.0	μΑ

ac electrical	characteristics	$T_{\Delta} = 25^{\circ}C, C_{L} = 50 \text{ pF},$	unless otherwise specified
ac cicotiloui	0114140101101101	· A == -/ - L - · · ·	

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tpHL or tPLH	Propagation Delay to a "1" or "0"	V _{DD} = 5V		550	1200	ns
THE TELL	on Segment Outputs From Data Inputs	V _{DD} = 10V		200	500	ns
	(Figure 1a)	V _{DD} = 15V		160	350	ns
tPHL or tPLH	Propagation Delay to a "0" on	V _{DD} = 5V		350	700	ns
	Segment Outputs From Blank (BI)	V _{DD} = 10V		140	280	ns
	(Figure 1a)	V _{DD} = 15V		110	220	ns
tpHL or tpLH	Propagation Delay to a "1" on	V _{DD} = 5V		450	900	ns
	Segment Outputs From Lamp	V _{DD} = 10V		160	320	ns
	Test (LT) (Figure 1a)	V _{DD} = 15V		130	260	ns
tSET-UP	Set-Up Time	V _{DD} = 5V		90	180	ns
-321-01	(Figure 1b)	V _{DD} = 10V		38	76	ns
		V _{DD} = 15V		25	40	' ns
^t HOLD	Hold Time	V _{DD} = 5V		-90	0	ns
11025	(Figure 1b)	V _{DD} = 10V		-38	0	ns
		V _{DD} = 15V		-20	0	ns
PWI E	Minimum Latch Enable Pulse Width	V _{DD} = 5V		260	520	ns
	(Figure 1c)	V _{DD} = 10V		110	220	ns
		V _{DD} = 15V		65	130	ns
tTHL .	Output Transition Time	V _{DD} = 5V	1	125	250	ns
	(Figure 1a)	V _{DD} = 10V		75	150	ns
		V _{DD} = 15V		65	130	ns
tTLH	Output Transition Time	V _{DD} = 5V		35	80	ns
	(Figure 1a)	V _{DD} = 10V		25	60	ns
		V _{DD} = 15V		20	50	ns
CIN	Average Input Capacitance	Any Input		5	7.5	pF


switching time waveforms




11


typical applications

Light Emitting Diode (LED) Readout






Incandescent Readout




**A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament,


Flourescent Readout



Gas Discharge Readout



Liquid Crystal (LC) Readout



Direct dc drive of LC's not recommended for life of LC readouts.

N

DS7664/DS8664 14-digit decoder/driver with low battery indicator

general description

nominal trip point of 3.25V at 25°C.


The DS7664/DS8664 circuit is a 14-digit decoder/driver with an 80 mA sink capability. The circuit has current threshold inputs, and is designed to be driven by P-channel MOS. The enable input permits interdigit blanking of the decoded outputs. An open-collector output oscillator is provided for system timing (two passive external components are required). A low-battery indicator is provided at the "C" input with a

features

Oscillator frequency accuracy allows maximum system speed

Interface Drivers

- Inter-digit blanking with the enable input provides ghost-free display operation
- Low-battery indicator accuracy provides consistent low-battery indication



absolute maximum rating	gs (Note 1)	operating condit	ions		
Supply Voltage	10V	Supply Voltage (V _{CC})	MIN	MAX	UNITS
Input Voltage Input Current	±10V ±1.5 mA	DS8664 DS7664	2.9 3.5	9.5 9.5	V ·
Output Voltage Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	10V -65°C to +150°C 300°C	Temperature (T _A) DS8664 DS7664	0 -55	+70 +125	°C °C

electrical characteristics (Notes 2 and 3)

PARAMETER		CONDITIO	CONDITIONS		TYP	MAX	UNIT
VIH	Logical "1" Input Voltage Decoder Inputs	V _{CC} = Max, V _{ENABLE} = 4.9V	I _{JN} = 260μA I _{JN} = 1400μA	0.50		1.50	. \
VIH	Enable Input	V _{CC} = Max, I _{ENABLE} = 260μA,	T _A = 25°C	3.0	4.2	5.1	\
∮IH	Logical "1" Input Current Decoder Inputs	V _{CC} = Max, V _{ENABLE} = 4.9V		260			μΑ
I _I H	Enable Input	V _{CC} = Max		260			μA
VIL	Logical "0" Input Voltage	VCC = Max, VENABLE = 4.9V,	AIN,BIN,DIN			0.30	١
		I ₁ L = 25μΑ	CIN			0.50	V
I _{IL}	Logical ''0" Input Current	VCC = Max, VENABLE = 4.9V				25	μΑ
VOH	C Input (Low-Battery Output)	VCC = 3.1V, T _A = 25°C	I _{IN} = 300μA	4.9	7.3		`\
		VCC = 3.1V, 1A = 25 C	I _{IN} = 400μΑ	6.5	10.0		\
VOL	C Input (Low-Battery Output)	V _{CC} = 3.4V, I _{IN} = 1300μA, T _A = 25°C			1.0	3.0	\
ЮН	Logical "1" Output Current Except Pin R	V _{CC} = Max, V _{OH} = 10.0V, V _{ENA} V _{RC} = 0.6V	BLE = 4.9V			50	μΑ
los	Output Short Circuit Current Pin R Only	V _{CC} = Max, V _{RC} = 0.6V		-0.15	-0.28	-0.45	m A
VOL	Logical ''0'' Output Voltage Digit Outputs	V _{CC} = Min, I _{OL} = 80 mA, V _{ENA}	3LE = 4.9V		0.35	0.50	١.
Vol(osc)	Oscillator Output	VCC = Min, IOL = 6 mA, VRC = 1	.5V		0.20	0.50	V
VOL	Pin R	V _{CC} = Min, I _{OL} = 60μA, V _{RC} = 1	.5V		0.10	0.20	V
Icc	Supply Current-Enabled	VCC = Max, VENABLE = 4.9V			15.0	22.0	m.A
Icc	Supply Current—Disabled	V _{CC} = Max, V _{ENABLE} = 1.0V			6.0	10.0	m.A
fosc	Oscillator Frequency	R _T = 35k ±2%, C _T = 100 pF ±5%,	V _{CC} = Min to 4.5V	300	350	400	kHz
		$R_T = 33k \pm 2\%$, $C_T = 100 pF \pm 5\%$,	VCC = 7.9V to Max	320	360	400	kHz
D.C.	Duty Cycle (tpWH/τ)	$R_T = 35k \pm 2\%$, $C_T = 100 pF \pm 5\%$,	V _{CC} = Min to 4.5V	0.46	0.56	0.66	
		$R_T = 33k \pm 2\%$, $C_T = 100 pF \pm 5\%$,	V _{CC} = 7.9V to Max	0.46	0.56	0.66	


switching characteristics $V_{CC} = 4.0V$, $T_A = 25^{\circ}C$ unless otherwise specified.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{pd1} or t _{pd0}	Propagation Delay From A, B, C, D Inputs to Digit Outputs	R _{IN} = 8.2k, V _{ENABLE} JACK = 10V, R _L = 100Ω, C _L = 50 pF		è	500	ns
^t pd0	Propagation Delay to a Logical "0" From Enable Input to Digit Outputs	$R_{IN} = 8.2k$, $R_{L} = 100\Omega$, $C_{L} = 50 pF$	30	80	200	ns
^t pd1	Propagation Delay to a Logical "1" From Enable Input to Digit Outputs 1–8	R _{IN} = 8.2k, R _L = 100Ω, C _L = 50 pF	100	250.	500	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS7664 and across the 0° C to $+70^{\circ}$ C range for the DS8664; all typical values are given for $V_{CC} = 4.0V$ and $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.







Note: Input voltage rise and fall times are 120 ns from 10% to 90% points.

truth table

	A _{IN}	BIN	CIN	D _{IN}	DIG. OUT ON
	0	0	0	. 0	NONE
1	.1	0	0 1	0	1 1
	0	1	0	0	2
	1	. 1	. 0	0	3
	0	0	-1	0	4
ı	1.	0	1	0	5
. !	0	- 1	.1	0	6
	1;	1	1	0	7
	0	0	0	1.	8
	1	0	0	1 .	9
	0	1	-0	1	10
	1	1	0	.1	- 11
	. 0	0	1	. 1 .	12
	1	0	. 1 -	1	13
	0	1	- 1	-1	- 14
	1	1	-1	1	NONE



DS8665 14-digit decoder/driver (hi-drive)


general description

The DS8665 circuit is a 14-digit decoder/driver with 13 mA nominal source current capable of driving external grounded-emitter transistor bases. The circuit has current threshold inputs, and is designed to be driven by P-channel MOS. An enable input is provided to allow for inter-digit blanking of the decoded outputs. An open-collector output oscillator is provided for system timing (two passive external components are required).

features

- Oscillator frequency accuracy allows maximum system speed
- Inter-digit blanking with the enable input provides ghost-free display operation

logic and connection diagrams



operating conditions

Supply Voltage	10V	`	MIN	MAX	UNITS
Input Voltage	±10V	Supply Voltage (VCC)	7.9	9.5	. · v
Input Current	±1.5 mA	Temperature (T _△)	· o	+70	°C
Output Voltage	10V				
Storage Temperature Range	-65°C to +150°C		the state of the		
Lead Temperature (Soldering, 10 seconds)	300°C				

electrical characteristics (Notes 2 and 3)

	PARAMETER	CONDITION	S	MIN	TYP	MAX	UNITS
V _{IH}	Logical "1" Input Voltage Decoder Inputs	V _{CC} = Max, V _{ENABLE} = 6.7V	$I_{1N} = 390\mu A$ $I_{1N} = 1400\mu A$	0.50	A COLUMN	1.50	V V
V _{IH}	Enable Input	V _{CC} = Max, I _{ENABLE} = 140μA	1 110	5.0	6.3	7.0	V
I _{IH}	Logical "1" Input Current Decoder Inputs	V _{CC} = Max, V _{ENABLE} = 6.7V		390			μΑ
I _{IH}	Enable Input	V _{CC} = Max		140			μΑ
V _{IL}	Logical "0" Input Voltage	V _{CC} = Max, V _{ENABLE} = 6.7V, I	_L = 25μA			0.30	٧
I _{IL}	Logical "0" Input Current	V _{CC} = Max, V _{ENABLE} = 6.7V				25	μΑ
I _{OH(OSC)}	Oscillator Output	V _{CC} = Max, V _{OH} = 10.0V, V _{RC}	= 0.6V			50	μΑ
Гон	Logical "1" Output Current Digit Outputs	V _{CC} = Max, V _{OH} = 1.00V, V _{ENABLE} = 6.7V		-7.0	-13.0	-20.0	mA
los	Output Short Circuit Current (Pin R Only)	V _{CC} = Max, V _{RC} = 0.6V		-0.15	-0.30	-0.45	mA
V _{OL}	Logical "O" Output Voltage Digit Outputs	V _{CC} = Max, I _{OL} = 40μA, V _{ENAI}	_{BLE} = 6.7V			0.40	· V
V _{OL(OSC)}	Oscillator Output	V _{CC} = Min, I _{OL} = 6 mA, V _{RC} =	1.5V		0.20	0.50	V
Vol	Pin R	V _{CC} = Min, I _{OL} = 60μA, V _{RC} =	1.5V		0.10	0.20	٧
Icc	Supply Current—Enabled	V _{CC} = Max, V _{ENABLE} = 6.7V, V	/ _{OH} = 1.00V		26.0	35.0	mΑ
1 _{cc}	Supply Current—Disabled	V _{CC} = Max, V _{ENABLE} = 1.0V			5.0	7.0	mA
f _{osc}	Oscillator Frequency	$R_T = 33k \pm 2\%, C_T = 100 pF \pm 5\%$	V _{CC} = Min V _{CC} = Max	320	360	400	kHz
D.C.	Duty Cycle (t _{PWH} /τ)	$R_T = 33k \pm 2\%, C_T = 100 pF \pm 5$	V _{CC} = Min V _{CC} = Max	0.46	0.56	0.66	

switching characteristics $V_{CC} = 8.4V$, $T_A = 25^{\circ}C$ unless otherwise specified


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{pd1} or t _{pd0}	Propagation Delay From A, B, C, D Inputs to Digit Outputs	$R_{IN} = 8.2k$, $V_{ENABLE\ JACK} = 10V$, $C_L = 50\ pF$			500	ns
t _{pd0}	Propagation Delay to a Logical "0" From Enable Input to Digit Outputs	$R_{1N} = 8.2k, C_{L} = 50 pF$		200	300	ns
t _{pd1}	Propagation Delay to a Logical "1" From Enable Input to Digit Outputs	R _{IN} = 8.2k, C _L = 50 pF		10	50	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0° C to $+70^{\circ}$ C temperature range for the DS8665; all typicals are given for V_{CC} = 8.4V and T_A = 25° C.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

ac test circuits and switching time waveforms



PIN R





Note: Input rise and fall times are 120 ns between 10% and 90% points.

truth table

-	A _{IN}	B _{IN}	CIN	D _{IN}	DIG. OUT ON
	0	0	0	0	NONE
	1	0	0	0	1
1	0	1	0	0	2
4	1	1	0	0	3
1	0	.0	1	0	4
1	1	0	1	0	5
1	0	1	1	0	6
I	1	1	1	0	7.
1	0	0	0	1	8
1	1	0	0	1	9
ı	0	1	0	1	10
ı	1	1	0	1	11
	0	0	1	1	12
I	1	0	1	1	13
١	0	1	1	1	· 14
I	1	- 1	1	1	NONE



DS8666 14-digit decoder/driver (P.O.S.)


general description

The DS8666 circuit is a 14-digit decoder/driver. Six outputs have an 80 mA sink capability, and eight of the outputs have a 13 mA nominal source drive capability to drive external grounded-emitter transistor bases. The circuit has current threshold inputs, and is designed to be driven by P-channel MOS. An enable input is provided to allow for inter-digit blanking of the decoded outputs. An open-collector output oscillator is provided for system timing (two passive external components are required).

features

- Oscillator frequency accuracy allows maximum system speed
- Inter-digit blanking with the enable input provides ghost-free display operation

logic and connection diagrams



operating conditions

Supply Voltage	10V
Input Voltage	10V
Input Current	±1.5 mA
Output Voltage	10V
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

electrical characteristics (Notes 2 and 3)

-	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	Logical "1" Input Voltage Decoder Inputs	VCC = Max, VENABLE = 6.7V	I _{IN} = 390 μA	0.50		1.50	V
VIH	Enable Input	V _{CC} = Max, I _{ENABLE} = 140 μA		5.0	6.3	7.0	V
IIH	Logical "1" Input Current Decoder Inputs	VCC = Max, VENABLE = 6.7V		390		7.0	μΑ
IIH	Enable Input	V _{CC} = Max		140			μА
VIL	Logical "O" Input Voltage	VCC = Max, VENABLE = 6.7V,	I _{IL} = 25 μΑ			0.30	V
ΊL	Logical "O" Input Current	VCC = Max, VENABLE = 6.7V				25	μΑ
IOH(OSC)	Oscillator Output	V _{CC} = Max, V _{OH} = 10.0V, V _{RC}	= 0.6V			50	μΑ
ЮН	Digit 1—8 Outputs	V _{CC} = Max, V _{OH} = 1.00V, V _{EN}	ABLE = 6.7V	-7.0	-13.0	-20.0	mA
ЮН	Logical "1" Output Current Digit 9-14 Outputs	V _{CC} = Max, V _{OH} = 10.0V, V _{ENABLE} = 6.7V				50	μΑ
los	Output Short-Circuit Current Pin R Only	V _{CC} = Max, V _{RC} = 0.6V		-0.15	-0.30	−0.45	mA
VOL(OSC)	Oscillator Output	VCC = Min, IOL = 6 mA, VRC =	1.5V			0.50	V
VoL	Logical "O" Output Voltage Digit 1—8 Outputs Digit 9—14 Outputs Pin R	V _{CC} = Min, V _{ENABLE} = 6.7V	I _{OL} = 40 μA I _{OL} = 80 mA I _{OL} = 60 μA,		0.35 0.10	0.40 0.50 0.20	V V
Icc	Supply Current—Enabled	VRC = 1.5V VCC = Max, VENABLE = 6.7V, VOH = 1.00V, (Sourcing Output "ON")			26.0	35.0	mA
Icc	Supply Current—Disabled	V _{CC} = Max, V _{ENABLE} = 1.0V			5.0	7.0	mA
fosc	Oscillator Frequency	R _T = 33k ±2%, C _T = 100 pF ±5%	V _{CC} = Min V _{CC} = Max	320	360	400	kHz
D.C.	Duty Cycle (tpWH/τ)	R _T = 33k ±2%, C _T = 100 pF ±5%	V _{CC} = Min V _{CC} = Max	0.46	0.56	0.66	

switching characteristics V_{CC} = 8.4V, T_A = 25°C


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
^t pd0 or ^t pd1	Propagation Delay From A, B, C, D Inputs to Digit Outputs	R _{IN} = 8.2k, VENABLE JACK = 10V, C _L = 50 pF			500	ns
t _{pd0} or tpd1	Propagation Delay From Enable Input to Digit Outputs	R _{IN} = 8.2k, C _L = 50 pF			500	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Character istics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0° C to $+70^{\circ}$ C for the DS8666. All typicals are given for $V_{CC} = 8.4V$ and $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

ac test circuits and switching time waveforms



Note. Input rise and fall times are 120 ns between 10% and 90% points.

truth table

AIN	BIN	CIN	DIN	DIG. OUT ON
0	0	. 0	0	NONE
1	0	0	0	1.
0	1	0	0	2
1	1	0	. 0	3
0	0	1	0	4
1	0	1	0	5
0	1	1	0	6
1	1	1	0	7
0	0	0	1	8
1	0	0	. · · 1	9 -
0	1	0	1	10
1	1.1	0 .	1	11
0	0	1	1	12
1	0	1.	1 -	13
0	1	1	1	14
1	. 1	1	1	NONE



DS8692, DS8693, DS8694 printing calculator interface set

general description


Two DS8692 IC's and one each of the DS8693 and DS8694 provide the complete interface necessary between the MM5787 calculator chip and the Seiko Model 310 printing head. The DS8692 is an array of eight common emitter output transistors each capable of sinking 350 mA, with open collector saturating outputs. The DS8693 contains the interface logic for the color solenoid driver, motor driver, and 7-column character select solenoid drivers. The DS8694 contains the interface logic for 8-column solenoid drivers plus the clock oscillator and timing signal buffer. The color and character select solenoid driver outputs of both are

constant current outputs supplying the base current for the DS8692 arrays. These outputs also feature active pull-down. The motor drive output is an open collector capable of sinking 20 mA.


features

- Provides complete interface package for printing calculators with minimum number of packages and minimum number of external components
- 350 mA sink capability

connection diagrams




Dual-In-Line Package



TOP VIEW
Order Number DS8693N
See Package 21

Dual-In-Line Package



Order Number DS8694N See Package 22

11

absolute maximum ratings DS8692-Transistor Array (Note 1)

Collector to Base Voltage Collector to Emitter Voltage Collector to Emitter Voltage (Note 4) Emitter to Base Voltage Collector Current (Continuous)	35V 35V 15V 6V 0.4A	Power Dissipation (T _A = 25° C) Operating Junction Temperature Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	650 mW 150° C max 0° C to +70° C -65° C to +150° C 300° C
---	---------------------------------	--	---

electrical characteristics DS8692 (Each Transistor, T_A = 25°C unless specified) (Notes 2 and 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{CE0}	Collector to Emitter Breakdown Voltage	I _C = 100μA, I _B = 0	15			V
V _{CES}	Collector to Emitter Breakdown Voltage	$I_{C} = 100\mu\text{A}, \ V_{BE} = 0$	35			V
V _{CB0}	Collector to Base Breakdown Voltage	$I_{C} = 100\mu A, I_{E} = 0$	35			V
h _{FE}	dc Current Gain	$I_C = 165 \text{ mA} @ V_{CE} = 5V$ $I_C = 350 \text{ mA} @ V_{CE} = 5V$	80 70			V
	Collector to Emitter Saturation Voltage	$I_{c} = 350 \text{ mA}, I_{B} = 7.0 \text{ mA}$		ļ	0.95	\ \ \ \ \ \
VREISAT	Base to Emitter Saturation Voltage	I _C = 350 mA, I _B = 7.0 mA				

absolute maximum ratings DS8693 (Note 1) operating conditions DS8693

					
	12V		MIN	MAX	UNITS
Supply Voltage	12V	Supply Voltage (VCC)	8.5	11.0	, V
Input Voltage		Subbit A otrade (ACC)			
Output Voltage All Pins Except Pin 13	12V	Temperature (TA)	0	+70	°C
	19V				
Pin 13	-65°C to +150°C				
Storage Temperature Range					
Lead Temperature (Soldering, 10 seconds)	300°C				

electrical characteristics DS8693 (Notes 2 and 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
COLUMN DE						
	Input Current	V _{IN} = V _{CC} -1.5V			250	μΑ
V _{OL}	Output "OFF" Voltage	$V_{CC} = Min, I_{IN} = 50.0\mu A, I_{CLOCK} = 300\mu A,$ $I_{OUT} = 1 \text{ mA}$			0.4	V
I _{ОН}	Output "ON" Current	$V_{CC} = Min, V_{IN} = 7.0V, I_{CLOCK} = 300\mu A,$ $V_{OUT} = 1.0V$	-7		-17	mA
I _{os}	Output Short Circuit Current	$V_{CC} = Max, I_{IN} = 50\mu A, I_{CLOCK} = 300\mu A,$ $V_{OUT} = 0.0V$			-1.2	mΑ
CLOCK INP	UT					
V _{IN}	Input Voltage	$I_{IN} = 300\mu A$ $I_{IN} = 50\mu A$	4.1		1.5	V V
	Logical "1" Input High Current		300			μΑ
I _{IL}	Logical "0" Input Low Current				50	μΑ
MOTOR DE						
I _{IN(PRINT)}	Input Current	$V_{IN} = V_{CC} - 1.5V$			250	μΑ
I _{IL(STOP)}	Input Low Current (Stop)	$V_{CC} = Min, V_{IN(STOP)} = 0.0V,$ (Stop Switch Closed)	-270			/ μA
V _{IH(STOP)}	Input High Voltage (Stop)	$V_{CC} = Max$, $I_{IN(STOP)} = 0\mu A$, (Stop Switch Open)			1.35	V
	Output Low Voltage	V _{CC} = Min, V _{PRINT} = 7V, I _{OUT} = 15 mA			0.5	V
V _{OL}	Output Leakage Current	$V_{CC} = Max$, $I_{PRINT} = 50\mu A$, $V_{STOP} = 0.0V$, $V_{OUT} = 15V$			100	μΔ

COLOR DRIVER		PARAMETER	CONDITIONS	MIN	TYP	MAX	114
1.65	COLOR D	RIVER				IVIAX	UN
Total Content	V _{IN}	Input Voltage	I _{IN} = 250μΑ	1	1		,
Vol. Output "OFF" Voltage Voc = Min, I _{IN} = 50µA, I _{OUT} = 1 mA 0.4				4.55	-	1.05	
	V _{OL}	Output "OFF" Voltage	V _{CC} = Min, I _{IN} = 50μΑ, Ι _{OUT} = 1 mΔ			+	-
Code Peak Supply Current	l _{он}	Output "ON" Current			-	 	ļ
Cocision Stand-by Supply Current Vcc = Max. VcoLumn in/Vprint = 0V, Cocion = 0/A, Cocion = 300µA	ICC(PEAK)	Peak Supply Current	V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V,				m.
Average Supply Current V _{CC} = Max, Continuous Operation Conditions	I _{CC(SB)}	Stand-by Supply Current	V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 0V,			55	m
Supply Voltage 12V Supply Voltage (Vcc) 8.5 11.0	I _{CC(AVE)}	Average Supply Current	*	 		CO	<u> </u>
Input Voltage			gs DS8694 (Note 1) operatin	g condi	itions	1	m/
Pin 15			12V		M	IN MAX	U
Output Voltage 19V Temperature (T _A) 0 +70 Storage Temperature Range -65°C to +150°C Conditions MIN TVP MAX CPARAMETER CONDITIONS MIN TVP MAX COLUMN DRIVER Lin Input Current V _{IN} = V _{CC} = 1.5V MIN TVP MAX COLUMN ORIVER V _{CC} = Min, I _{IN} = 50µA, I _{CLOCK} = 300µA, I _{OUT} = 1 mA -7 -7 -7 I _{IN} Output "ON" Current V _{CC} = Min, I _{IN} = 7.0V, I _{CLOCK} = 300µA, I _{CLOCK} = 300µA, I _{OUT} = 0.0V -7 -17 I _{OS} Output Short Circuit Current V _{CC} = Max, I _{IN} = 50µA, I _{CLOCK} = 300µA, I _{CL}		ccept Pin 15	12V Supply Voltage	· (V _{CC})	8.8	5 11.0	
PARAMETER CONDITIONS MIN TYP MAX	Output Voltag Storage Temp Lead Tempera	erature Range iture (Soldering 10 seconds)	12V -65°C to +150°C 300°C	Γ Α)		+70	
COLUMN DRIVER COLUMN DRIV	ac elec		tics DS8694 (Notes 2 and 3)				
Input Current V _{IN} = V _{CC} = 1.5V 0.4 0.4			CONDITIONS	MIN	TYP	MAX	UNIT
Vol. Output "OFF" Voltage Voc = Min, I _{IN} = 50μA, I _{CLOCK} = 300μA, I _{CLOCK} =	COLUMN D	RIVER				I	
Vol. Output "OFF" Voltage V _{CC} = Min, I _{IN} = 50μA, I _{CLOCK} = 300μA, I _{OUT} = 100μA, I _{OUT} = 1 mA 0.4 IoH Output "ON" Current V _{CC} = Min, V _{IN} = 7.0V, I _{CLOCK} = 300μA, V _{OUT} = 1.0V -7 -17 IoS Output Short Circuit Current V _{CC} = Max, I _{IN} = 50μA, I _{CLOCK} = 300μA, V _{OUT} = 0.0V -7.2 -1.2 CLOCK INPUT V _{IN} = 300μA 4.1 -1.5 I _{IH} Logical "1" Input High Current 300 -1.5 I _{IH} Logical "0" Input Low Current 300 -1.5 I _{IN} Input Current V _{IN} = 17V 380 880 VoL Output Low Voltage I _{OUT} = 50μA, V _{IN} = 10V 0.5 VOH Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 OSCILLATOR Frequency V _{CC} = Max, R = 18k, C = 0.0015μFd, (Note 5) 85 100 115 VOL Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA V _{CC} -1.0 0.5 VOL Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 VOL Output H	IN	Input Current	V _{IN} = V _{CC} -1.5V	T	Τ	250	
Volt	Vol	Output "OFF" Voltage					V
CLOCK INPUT	I _{OH}	Output "ON" Current		-7		-17	mA
CLOCK INPUT V _{IN} Input Voltage I _{IN} = 300μA 4.1 I _{IH} Logical "1" Input High Current 300 1.5 I _{IL} Logical "0" Input Low Current 50 TIMING BUFFER I _{IN} Input Current V _{IN} = 17V 380 880 V _{OL} Output Low Voltage I _{OUT} = 50μA, V _{IN} = 10V 0.5 V _{OH} Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 OSCILLATOR V _{CC} = Max, R = 18k, C = 0.0015μFd. (Note, 5) 85 100 115 V _{OL} Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA V _{CC} -1.0 0.5 V _{OH} Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 V _{OH} Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 V _{OSC} Osc. V _{CC} Turn-On Voltage V _{CC} = Max 40 50 60 V _{OSC} Osc. V _{CC} Turn-On Voltage V _{CC} = Max, V _{COLUMN In} , V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 7.2 7.7 8.2 I _{CCICE} Stand-by Supply Current V _{CC} = Max, V _{COLUMN In} , V _{COLUMN} = 00/4	los	Output Short Circuit Current				-1.2	mA
Input Voltage	CLOCK INPL	JT T			<u> </u>		
I _{IH} Logical "1" Input High Current 300 1.5 I _{IL} Logical "0" Input Low Current 50 TIMING BUFFER I _{IN} Input Current V _{IN} = 17V 380 880 V _{OL} Output Low Voltage I _{OUT} = 50μA, V _{IN} = 10V 0.5 0.5 V _{OH} Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 0.5 OSCILLATOR V _{CC} = Max, R = 18k, C = 0.0015μFd, (Note 5) 85 100 115 V _{OL} Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA 0.5 0.5 V _{OH} Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 d Duty Cycle V _{CC} = Max 40 50 60 V _{OSC} Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Noté 6) 7.2 7.7 8.2	V _{IN}	Input Voltage		4.1			V
Lil	I _{IH}	Logical "1" Input High Current	THE COPY OF			1.5	V
TIMING BUFFER S0 S80	IIL			300			μΑ
VOL Output Low Voltage I _{OUT} = 50μA, V _{IN} = 10V 0.5 VOH Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 OSCILLATOR fosc Frequency V _{CC} = Max, R = 18k, C = 0.0015μFd. (Note 5) 85 100 115 VOL Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA 0.5 0.5 VOH Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 d Duty Cycle V _{CC} = Max 40 50 60 Vosc Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 Icc(PEAK) Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 Icc(SIS) Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{COLUMN} (Note 6) 200	TIMING BUF					50	μΑ
VOL Output Low Voltage I _{OUT} = 50μA, V _{IN} = 10V 0.5 VOH Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 OSCILLATOR fosc Frequency V _{CC} = Max, R = 18k, C = 0.0015μFd. (Note 5) 85 100 115 VOL Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA 0.5 0.5 VOH Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 0.5 d Duty Cycle V _{CC} = Max 40 50 60 Vosc Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 Icc(PEAK) Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 Icc(SIS) Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{COLUMN} (Note 6) 200	I _{IN}	Input Current	V ₁₀₁ = 17V	1			
Voh Output High Voltage I _{OUT} = -50μA, V _{IN} = 7V V _{CC} -1.0 0.5 OSCILLATOR fosc Frequency V _{CC} = Max, R = 18k, C = 0.0015μFd, (Note 5) 85 100 115 Vol Output Low Voltage V _{CC} = Min, I _{OUT} = 50μA 0.5 Voh Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 d Duty Cycle V _{CC} = Max 40 50 60 Vosc Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200		Output Low Voltage	The state of the s	380		880	μΑ
OSCILLATOR fosc Frequency $V_{CC} = Max$, $R = 18k$, $C = 0.0015μFd$, (Note 5) 85 100 115 Vol Output Low Voltage $V_{CC} = Min$, $I_{OUT} = 50μA$ 0.5 Voh Output High Voltage $I_{OUT} = -50μA$ $V_{CC} = 1.0$ d Duty Cycle $V_{CC} = Max$ 40 50 60 Vosc Osc. V_{CC} Turn-On Voltage $V_{CC} = Max$, $V_{COLUMN IN}/V_{PRINT} = 7V$, $I_{CLOCK} = 300μA$, (Note 6) 7.2 7.7 8.2 $I_{CC(SB)}$ Stand-by Supply Current $V_{CC} = Max$, $V_{COLUMN IN}/V_{PRINT} = 7V$, $V_{CC} = Max$, $V_{COLUMN IN}/V_{CRINT} = 7V$, $V_{CC} = Max$, $V_{$				 		0.5	V
Vosc Max (Note 5) Note = 18k, C = 0.0015μFd, (Note 5) 85 100 115 Vol Output Low Voltage $V_{CC} = Min, I_{OUT} = 50μA$ 0.5 Voh Output High Voltage $I_{OUT} = -50μA$ $V_{CC} = 1.0$ d Duty Cycle $V_{CC} = Max$ 40 50 60 Vosc Osc. V_{CC} Turn-On Voltage 7.2 7.7 8.2 $I_{CC(PEAK)}$ Peak Supply Current $V_{CC} = Max, V_{COLUMN IN}/V_{PRINT} = 7V, I_{CLOCK} = 300μA, (Note 6) 7.2 7.2 I_{CC(SB)} Stand-by Supply Current V_{CC} = Max, V_{CRAIN} = 0.0 V_{CC} = Max, V_{CRAIN} = 0.0 $			001 30WV AIN - 1A	V _{CC} -1.0		<u> </u>	V
V _{OH} Output High Voltage I _{OUT} = -50μA V _{CC} = 1.0 d Duty Cycle V _{CC} = Max 40 50 60 Vosc Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 I _{CC(SB)} Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{COLUM}	fosc	Frequency		85	100		kHz
VOH Output High Voltage I _{OUT} = -50μA V _{CC} -1.0 d Duty Cycle V _{CC} = Max 40 50 60 V _{OSC} Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 I _{CC(SB)} Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{COLUMN}	V _{OL}	Output Low Voltage	V _{CC} = Min, I _{CUT} = 50µA				
d Duty Cycle V _{CC} = Max 40 50 60 V _{OSC} Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 I _{CC(SB)} Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{CR} = 0V/V _{CR} = 0V/V _{CR}	V _{OH}	Output High Voltage		V -10		U.5	V
VOSC Osc. V _{CC} Turn-On Voltage 7.2 7.7 8.2 I _{CC(PEAK)} Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200 I _{CC(SB)} Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, I _{CLOCK} = 300μA, (Note 6) 200	d	Duty Cycle					- V
CC(PEAK) Peak Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, 200 CC(SB) Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, 200 CC(SB) CC(SB) Stand-by Supply Current V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V, 200 CC(SB) CC	Vosc	Osc. V _{CC} Turn-On Voltage					%
I _{CLOCK} = 300μA, (Note 6) I _{CC(SB)} Stand-by Supply Current V _{CC} = Max V _{CC} = 0 V _{CC} =			V _{CC} = Max, V _{COLUMN IN} /V _{PRINT} = 7V,	1.2	7.7		V mA
- 35 300 (10) (10) (10)		Stand-by Supply Current	I _{CLOCK} = 300μA, (Note 6)				
I _{CLOCK} = 300μA I _{CC(AVE)} Average Supply Current V _{CC} = Max Continuous Constitution						55	mĄ

ac electrical characteristics DS8694 $V_{\rm CC}$ = 5.0V, $T_{\rm A}$ = 25°C (unless otherwise specified)

VERS (DS8693, DS8694) (Figure Column In Pulse Width Clock Pulse Width Delay of Column In Pulse After Clock Transitions to Low State for Output to Latch Propagation Delay to a Logical "0" From Clock to Column Out Output Propagation Delay to a Logical	Column in = 0V	1.1 1.0 0.1	360.0 150.0 160.0		μs μs
Clock Pulse Width Delay of Column In Pulse After Clock Transitions to Low State for Output to Latch Propagation Delay to a Logical "0" From Clock to Column Out Output	Column in = 0V	1.0	150.0		μs
Delay of Column In Pulse After Clock Transitions to Low State for Output to Latch Propagation Delay to a Logical "O" From Clock to Column Out Output	Column In = 0V				
Clock Transitions to Low State for Output to Latch Propagation Delay to a Logical "0" From Clock to Column Out Output	Column In = 0V	0.1	160.0		***
for Output to Latch Propagation Delay to a Logical "0" From Clock to Column Out Output	Column in = 0V				μς
Propagation Delay to a Logical "0" From Clock to Column Out Output	Column in = 0V				
"0" From Clock to Column Out Output	Column In = 0V		·		
Output				10.0	μς
	Column In = 7V			1300	μs
"1" From Clock to Column	Coldina III = 7 V				
Output				4.4	
Propagation Delay to a Logical	Clock = 7V			10	μs
"0" From Column In to Column				1	
Out		'			
Propagation Delay to a Logical	Clock = 7V			1300	μs
"1" From Column In to Column			1		1
			1	L	1
		·	1	10.0	μs
Propagation Delay to a Logical "O" From Color In to Color Out					
Propagation Delay to a Logical				10.0	μs
		L			
		T 1	2400	1	μs
				-	μs
			+	 	μs
			100	100	μs
the state of the s					"
			1		
and the second s	Print = 0.0V, Clock = 7.0V	†		10	μs
"1" From Motor Stop (High-to-					
Low Transition) to Motor Drive					
Out		<u> </u>		1	1
NAL BUFFER (DS8694) (Figure 5		1	T	T	
Timing Signal Pulse Width		ļ	1 1		ms
Rise Time			<u> </u>		ns
Fall Time	C _{LOAD} = 35 pF	1		+	ns
Propagation Delay to a Logical				10	μs
"0" From Timing In to Timing					
Out		+	-	10	μ:
Propagation Delay to a Logical				"	, , , , , , , , , , , , , , , , , , ,
	Part verball have a second				<u> </u>

	(Note 5)	85	100	115	kH
		40	50	60 ′	9
<u> </u>	C. c.o = 35 pF	1		500	n
		+	+		n
	Propagation Delay to a Logical "0" From Column In to Column Out Propagation Delay to a Logical "1" From Column In to Column Out Propagation Delay to a Logical "0" From Color In to Color Out Propagation Delay to a Logical "1" From Color In to Color Out Propagation Delay to a Logical "1" From Color In to Color Out VER (DS8693) (Figure 6). Print Signal Pulse Width Stop Signal Pulse Width Clock Pulse Width Propagation Delay to a Logical "0" From Print to Motor Drive Out Propagation Delay to a Logical "1" From Motor Stop (High-to- Low Transition) to Motor Drive Out NAL BUFFER (DS8694) (Figure 5 Timing Signal Pulse Width Rise Time Fall Time Propagation Delay to a Logical "0" From Timing In to Timing Out	Propagation Delay to a Logical "0" From Column In to Column Out Propagation Delay to a Logical "1" From Column In to Column Out Propagation Delay to a Logical "1" From Color In to Color Out Propagation Delay to a Logical "0" From Color In to Color Out Propagation Delay to a Logical "1" From Color In to Color Out VER (DS8693) (Figure 6) Print Signal Pulse Width Stop Signal Pulse Width Clock Pulse Width Propagation Delay to a Logical "0" From Print to Motor Drive Out Propagation Delay to a Logical "1" From Motor Stop (High-to- Low Transition) to Motor Drive Out NAL BUFFER (DS8694) (Figure 5) Timing Signal Pulse Width Rise Time CLOAD = 35 pF Fall Time CLOAD = 35 pF Propagation Delay to a Logical "0" From Timing In to Timing Out Propagation Delay to a Logical "1" From Timing In to Timing Out CLOAD = 35 pF Propagation Delay to a Logical "1" From Timing In to Timing Out CLOAD = 35 pF Propagation Delay to a Logical "1" From Timing In to Timing Out CLOAD = 35 pF Fall Time CLOAD = 35 pF Fall Time CLOAD = 35 pF	Propagation Delay to a Logical "0" From Column In to Column Out	Propagation Delay to a Logical "0" From Column In to Column Out	Propagation Delay to a Logical

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation

Note 2: Unless otherwise specified min/max limits apply across the 0° C to +70°C range for the DS8692, DS8693, DS8694. All typicals are given for V_{CC} = 5.0V and T_{A} = 25°C.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values hsown as max or min on absolute basis.


Note 4: Ratings refer to a high current point where collector-emitter voltage is lowest.

Note 5: Oscillator frequency is determined by external R between "Osc R" and "Osc C" and external C from "Osc C" to ground. 2k > R > 20k.

Note 6: Column outputs operate on approximately 1/16 duty cycle in normal operation.

system connection diagram








FIGURE 3. DS8693/DS8694 Column Driver







FIGURE 4. DS8693 Color Driver



Logic and Timing Diagrams





Switching Time Waveforms




FIGURE 6. DS7693 Motor Drive Circuit




FIGURE 7.DS8694 Oscillator Diagram



DS8867 8-segment driver


general description


The DS8867 is an 8-segment driver designed to be driven from MOS circuits operating at 8V $\pm 10\%$ minimum V_{SS} supply and will supply 14 mA to a LED display. The output current is insensitive to V_{CC} variations.

features

- Internal current control—no external resistors
- 100% efficient, no standby power
- Operates in three and four cell battery systems
- Inputs and outputs grouped for easy PC layout

schematic and connection diagrams






Order Number DS8667N See Package 20

typical application

Typical 3 Cell Scientific Calculator Circuit



absolute maximum ratings (Note 1) operating conditions Supply Voltage Input Voltage MIN MAX UNITS 10V Output Voltage Supply Voltage, VCC 10V 3.3 6.0 Storage Temperature Range -65°C to +150°C Temperature, TA Lead Temperature (Soldering, 10 seconds) 0 +70 °C 300°C

electrical characteristics (Note 2)

	PARAMETER	CONDITIONS				
VIH	Logical "1" Input Voltage		MIN	TYP	MAX	UNITS
I _{IL}	Logical "0" Input Current	V _{CC} = Min, V _{OH} = 2.3V, I _{IH} = 500μA		4.9	5.4	V
		$V_{CC} = Max, V_{OL} = 1.8V, V_{IL} = 2.0V$		0.1	10	μΑ
	Logical "1" Output Current	$V_{CC} = Min, V_{OH} = 2.3V, I_{IH} = 500\mu A$	-8	-14	-18	mA
toL	Logical "0" Output Current	$V_{CC} = Max, V_{OL} = 1.0V, V_{IL} = 1.3V$		-0.5		
CC OFF	Supply Current	$V_{CC} = Max$ All $V_{OL} = 1.0V$, $V_{IL} = 1.3V$, (Standby)	ļ —		-10	μΑ
CC ON		$V_{CC} = Max$ All $V_{OH} = 2.3V$, $V_{IH} = 7.8V$		4	50	μΑ
		1 VIII VOH 2.5V, VIH - 7.6V		112	150	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to $+70^{\circ}\text{C}$



DS8868 12-digit decoder/driver

general description


The DS8868 is a 12-digit decoder/driver designed to drive LED displays like the NSA5101 from the MM5758 calculator chip or equivalent which supplies a 4-line coded input (see truth table). It is designed to operate from a 3 cell battery (3.3V to 4.5V) and features a low battery indicator. The DS8868 can sink up to 110 mA min on each output.

features

- Direct interface with MM5758 calculator
- Low battery indicator
- 110 mA sink capability
- Low voltage operation


connection diagram

Dual-In-Line Package



Order Number DS8868N See Package 20

equivalent schematic



truth table

	INPL	JTS							OUTPUT	S*	71 - 14 <u>- 14 - 14 - 14 - 14 - 14 - 14 - </u>	49			
INA	INB	INC	IND	01	02	03	04	05	06	07	08	O9	010	011	012
L	L	L	н	L											
н	L	L	L		L	1.5							ļ		194.5
Н	ЭH	L	,L			L									
L	H	, н	L				L	100			1	1	1		100
Н	L	H	Н			1	2.0	L.	1		1	l			
L	н	L	н					1	L	١.				ł	
H	L	H	l L							L .				1	
,H	Н	L.	Н	1							L	1		1	100
Н	Н	Н.	L						1		1	-			
Н	Н	Н.	Н	1				1	1		1	ł	-		
L	L	Н	H	١		1	1	1				1.		"	١.
1	l u	1. H	l H				l	1	1	1	1	1.	I		-

*A blank implies an H

11

operating conditions

			MIN MAX	UNITS
Supply Voltage Input Current	. 6V 10 mA	Supply Voltage, V _{CC}	3.3 4.5	Vi
Output Voltage	9V	Temperature, T _A	0 +70	°C
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	–65 to +150°C 300°C			

electrical characteristics (Notes 2 and 3)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{tH}	Logical "1" Input Current	V _{CC} = Min, Selected Output V _{OL} ≤ 0.4V		300	450	μΑ
VILV	Low Voltage Indicator (Measured on Pin 15)	$V_{CC} = 3.1V$, $T_A = 25^{\circ}C$, $I_{INC} = I_{IND} = 450\mu A$	2.8	· -		V
IIL	Logical "0" Input Current	V _{CC} = Min, Selected Output I _{OM} ≤ 50μA	100	300		μΑ
loh	Logical "1" Output Current	V _{CC} = Max, V _{OH} = 7.0V, All Outputs "OFF"			100	μΑ
V _{OL}	Logical "0" Output Voltage	V _{CC} = Min, I _{OL} = 110 mA	·		0.5	V
Icc	Supply Current "OFF"	V _{CC} = Max, All Outputs "OFF", V _{OH} = 5V			8.0	mA
Icc	Supply Current "ON"	V _{CC} = Max, One Output Selected			11.0	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Conditions" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0° C to $+70^{\circ}$ C range. All typicals are given for $V_{CC} = 4.0V$ and $T_{A} = 25^{\circ}$ C. Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

typical application

Typical 3-Cell Scientific Calculator Circuit



N

Interface Drivers

DS8871, DS8872, DS8873, DS8977 saturating LED cathode drivers


general description


The DS8871, DS8872, DS8873 and DS8977 are bipolar integrated circuits designed to interface between MOS calculator circuits and common cathode LED displays operating in the multiplexed mode with a digit current of up tp 40 milliamps. The DS8871 is an 8-digit driver; the DS8872 is a 9-digit driver; and the DS8873 is a 9-digit driver with a built-in battery condition indicator that turns on the digit 9 decimal point when the battery voltage drops to 6.5V (typical). The DS8977 is a 7-digit version of the DS8873. In a typical calculator system operating on a 9V battery, the low battery indicator

comes on as a warning that the battery should be replaced. But the calculator (MM5737 or equivalent) will still function properly for awhile.


features

- Single saturating transistor output
- Low battery indicator
- MOS compatible inputs
- Inputs and outputs clustered for easy wiring
- Drivers consume no standby power







connection diagrams (Dual-In-Line Packages, Top Views)




Order Number DS8977N See Package 20





Order Number DS8871N See Package 20



Order Number DS8873N See Package 21

absolute maximum ratings (Note 1)		operating conditions						
			MIN	MAX	UNITS			
Supply Voltage	$V_{CC1} = 11V$	Supply Voltage, V _{CC1}	4.0	9.5	v			
Supply Voltage (Note 4)	V _{CC2} = 11V	Supply Voltage, VCC2 (Note 4)	4.0	9.5	v			
Input Voltage	11V	supply voltage, vCC2 (Note 4)	4.0	3.5				
Output Voltage	8V	Temperature, TA	0	+70	°c			
Storage Temperature Range	-65°C to +125°C			**				
Lead Temperature (Soldering, 10 secon-	ds) 300°C							

electrical characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
lir.	Logical "0" Input Current	V _{IN} = 0.4V		1	45	μΑ
ΙΉ	Logical "1" Input Current	V _{IN} = 4.5V		1.7	2.5	mA
VOL	Logical "0" Output Voltage	V _{IN} = 3.2V, I _{OL} = 40 mA		0.35	0.5	V
IOL	Logical "0" Output Current	V _{IN} = 3.2V, V _{OL} = 0.5V	40			mA
CEX	Output Leakage Current	V _{OH} = 6V, I _{IN} = 25 μA			40	μΑ
IDP(ON)	Decimal Point Output Current	V _{CC2} = 6.25V, V _{DP} = 2.5V, V _{IN9} = 3.2V, (Note 4)	-5.0	-7.0		mA
IDP(OFF)	Decimal Point Output Current	V _{CC2} = 7V, V _{IN9} = 3.2V, V _{DP} = 1V, (Note 4)		-1	-100	μΑ
ICC1	Supply Current, V _{CC1}	V _{CC1} = 6.5V, V _{IN} = 0V		1	100	μΑ
ICC2	Supply Current, V _{CC2}	V _{CC2} = 11.3V, V _{IN9} = 4.5V, (Note 4)		0.9	1.2	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Applies to DS8873 only.

typical applications





FIGURE 1. 4-Cell System





DS8874 9-digit shift input LED driver

general description

The DS8874 is a 9-digit LED driver which incorporates a shift register input decoding circuit and a low battery indicator. Outputs will sink 110 mA at less than 0.5V drop when sequentially selected. When the VCC supply falls below 6.5V typical, segment current will be furnished at digit 9 time to indicate a low battery condition. Pin 13 is generally connected to the decimal point segment on the display so that when a low battery condition exists, the left-most decimal point lights up. The digit driver is intended to be used with the

MM5784N 5-function, 9-digit accumulating memory calculator circuit, or any other circuit which supplies the 9-digit information in a similar serial format.

features

- 110 mA digit sink
- Low battery indicator
- Minimum number of connections
- MOS compatible inputs


connection diagram

Dual-In-Line Package

V_{CC} OUT OUT 9 OUT 8 OUT 7 OUT 6 OUT 5 14 13 12 11 10 9 8 CP S/R CLOCK DATA OUT 1 OUT 2 OUT 3 OUT 4 GND PULSE TOP VIEW


Order Number DS8874N See Package 18

equivalent schematic



typical application

Typical Application of the DS8874 Digit Driver with the MM5784 5-Function Calculator Circuit, NSA1298 9-Digit LED Display and a 9V Battery



11

absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage 10V Supply Voltage (VCC) 6.0 9.5 Input Voltage 3V Temperature (TA) °C +70 Output Voltage 10V Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
11Н	Logical "1" Input Current	V _{CC} = Max, V _{IN} = 3V		0.25	0.4	mA
IL .	Logical "0" Input Current	V _{CC} = Max, V _{IN} = 0.8V		0.05	0.1	mA
VCCL	Decimal Point "ON"	$V_{dp} = 2.3V$, $I_{dp} = -4$ mA, $O9 = V_{OL}$	ŀ		6.0	v
V _{CCH}	Decimal Point "OFF"	$V_{dp} = 1V$, $I_{dp} = -10\mu A$, $O9 = V_{OL}$	7.0	·		v
ЮН	Logical "1" Output Current	V _{CC} = Max, Output Not Selected			100	μΑ
VOL	Logical "0" Output Voltage	V _{CC} = Min, Output Selected, I _{O1} = 80 mA		0.45	1	v
		V _{CC} = Max, Output Selected, I _{O1} = 110 mA		0.6	1.5	v
Icc	Supply Current	V _{CC} = Max, One Output Selected	1	13	17	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range. All typicals are given for TA = 25°C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

timing diagram (Upper Level More Positive)





DS8877 6-digit LED driver


general description


The DS8877 is a 6-digit LED driver designed as a pinfor-pin replacement for the DS75492 in applications where digit current is in the 5 to 50 mA range. Since the outputs saturate to less than 0.6V, the DS8877 will work on lower battery voltages than most digit drivers. The DS8877 draws no standby power.

features

- No standby power
- No supply connection
- Operates in 4.5V,6V or 9V systems
- Pin-for-pin replacement for DS75492 in low current applications

logic and connection diagrams





Order Number DS8877N See Package 18

Supply Voltage
Input Voltage
Output Voltage
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)

None Required
10V
0to Required
10V
0to +70°C
-65°C to +150°C
300°C

electrical characteristics (Notes 2 and 3)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IH}	Logical "1" Input Voltage		5.0			·V
I _{IH}	Logical "1" Input Current	V _{IH} = 5.0V			1.2	mA
VIL	Logical "0" Input Voltage				0.35	V
IL :	Logical "0" Input Current	V _{IL} = 0.35V			20	μΑ
I _{CEX}	Logical "1" Output Current	$V_C = 8.0V, V_{IN} = 0.35V$			100	μΑ
V _{OL}	Logical "0" Output Voltage	I _{OL} = 35 mA, V _{IN} = 5.0V			0.5	V
loL	Logical "0" Output Current	$V_{OL} = 0.5V, V_{IN} = 5.0V$	35	50		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $0^{\circ}C$ to $+70^{\circ}C$ range. All typicals are given for $T_{A} = 25^{\circ}C$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

typical application





DS8892 programmable hex LED digit driver


general description


The DS8892 is a hex LED digit driver similar to the DS75494, except that the DS8892 is programmable. The DS8892 will sink up to 200 mA per output, and the open collector outputs withstand a minimum of 8.8V in the off state. The main application of the DS8892 is to interface between MOS circuits and common cathode LED displays in systems where low battery drain is important. The DS8892, through the use of a single external resistor, allows the base drive to the output transistors to be programmed to the desired amount, thus saving battery current.

features

- Presettable current drain
- 200 mA sink capability
- MOS compatible inputs
- Low voltage operation


schematic and connection diagrams





Order Number DS8892N See Package 19

typical application



11

Lead Temperature (Soldering, 10 seconds)

Supply Voltage, V_{SS} (Note 2) 8.8V Input Voltage 8.8V Output Voltage 8.8V Storage Temperature Range -65° C to $+150^{\circ}$ C Operating Temperature Range 0° C to $+70^{\circ}$ C

electrical characteristics (Notes 2 and 3) $V_{DD} = 0V$

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
I _{IL}	Logical "O" Input Current	V _{SS} = 8.8V, F	50			μΑ	
l _{iH}	Logical "1" Input Current	$V_{SS} = 8.8V$, $R_{IN} = 45\Omega$, $I_{R} = 6$ mA, $I_{OUT} = 80$ mA				2.7	· mA
V _R	Logical "O" Phase-Splitter Voltage	$V_{SS} = 6.0V$, $R_{IN} = 45\Omega$, $I_{R} = 6$ mA, $I_{OUT} = 80$ mA		0.9		1.4	· V
I _{OH}	Logical "1" Output Current	$V_{SS} = 8.8 \text{V}, \ I_{IN} = 50 \mu \text{A}, \ \text{R1} = 300 \Omega, \ V_{OUT} = 8.5 \text{V}$				400	μΑ
V _{OL}	Logical "O" Output Voltage		V _{SS} = 3.0V, I _R = 2 mA, I _{OUT} = 25 mA			0.35	V
		R _{IN} = 140Ω	$V_{SS} = 3.8V$, $I_{R} = 5.7$ mA, $I_{OUT} = 50$ mA			0,35	V
		11N - 14022	$V_{SS} = 4.5V, I_{R} = 7.7 \text{ mA},$ $I_{OUT} = 100 \text{ mA}$			0.40	V
			V _{SS} = 6.0V, I _R = 12 mA, I _{OUT} = 200 mA	7		0.50	V

300°C

switching characteristics


	PARAMETER	CONDITIONS	MIN	TYP .	MAX	UNITS
t _{P(ON)}	Propagation Delay to a Logical "0"	(See AC Test Circuit), V _{SS} = 6.0V			800	ns
t _{P(OFF)}	Propagation Delay to a Logical "1"	(See AC Test Circuit), V _{SS} = 6.0V			1.2	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: V_{SS} is an external system supply, used as shown in the dc test circuit ($V_{DD} = 0V$).

Note 3: All currents into device pins shown as positive, out of device pins as negative. All voltages referenced to ground unless otherwise noted. All values shown as maximum or minimum on absolute value basis.


ac test circuit




dc test circuit



switching time waveforms







DS75491 MOS-to-LED quad segment driver DS75492 MOS-to-LED hex digit driver


general description


The DS75491 and DS75492 are interface circuits designed to be used in conjunction with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays. The number of drivers required for this time-multiplexed system is minimized as a result of the segment-address-and-digit-scan method of LED drive.


features


- 50 mA source or sink capability per driver (DS75491)
- 250 mA sink capability per driver (DS75492)
- MOS compatability (low input current)
- Low standby power
- High-gain Darlington circuits

schematic and connection diagrams









Order Number DS75491N or DS75492N See Package 18

	D3/3491	D875492
Input Voltage Range (Note 4)	-5V to V _{SS}	−5V to V _{SS}
Collector Output Voltage (Note 5)	10V	10V
Collector Output to Input Voltage	10V	10V
Emitter to Ground Voltage ($V_1 \ge 5V$)	10V	
Emitter to Input Voltage	5V	
Voltage at V _{SS} Terminal With Respect to Any Other Device Terminal	10V	10V
Collector Output Current		
Each Collector Output	50 mA	250 mA
All Collector Outputs	200 mA	600 mA
Continuous Total Dissipation	600 mW	600 mW
Operating Temperature Range	0°C to +70°C	0° C to $+70^{\circ}$ C
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C	300°C

dc electrical characteristics

DS75491 ($V_{SS} = 10V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$ unless otherwise noted) (Notes 2 and 3)

PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS	
V _{CE ON}	CE ON "ON" State Collector Emitter Voltage		through 1 k Ω ,	T _A = 25°C		0.9	1.2	V
		V _E = 5V, I _C	= 50 mA ,				1.5	, V
Ic off	"OFF" State Collector Current	$V_{\rm C} = 10V_{\rm c}$	I _{IN} = 40μΑ				100	μΑ
		V _E = 0V	V _{IN} = 0.7V				100	μΑ
I ₁ · · · ·	Input Current at Maximum Input Voltage	V _{IN} = 10V, V	' _E = 0, I _C = 20 mA			2.2	3.3	· mA
l _E	Emitter Reverse Current	V _{IN} = 0, V _E	= 5V, I _C = 0				100	μA
Iss	Current Into V _{SS} Terminal						1	mA

DS75491

D\$75/02

DS75492 ($V_{SS} = 10V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$ unless otherwise noted) (Notes 2 and 3)

PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS	
V_{OL}	Low Level Output Voltage	Input = 6.5V through 1 k Ω , $T_A = 25^{\circ}C$			0.9	1.2	V	
***		I _{OUT} = 250 m	Α				1.5	V
I_{OH}	High Level Output Current	V _{OH} = 10V	I _{IN} = 40μΑ			1.	200	μΑ
		, V _{OH} = 10V	V _{IN} = 0.5V				200	μΑ
I _t	Input Current at Maximum Input Voltage	V _{IN} = 10V, I _O	L = 20 mA	,		2.2	3.3	mA
Iss	Current Into V _{SS} Terminal						1	mA

ac switching characteristics

DS75491 ($V_{SS} = 7.5V, T_A = 25^{\circ}C$)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time, Low-to-High Level Output (Collector)	$V_{IH} = 4.5V, V_{E} = 0,$		100		ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output (Collector)	$R_{L} = 200\Omega, C_{L} = 15 pF$		20		ns

DS75492 ($V_{SS} = 7.5V, T_A = 25^{\circ}C$)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$V_{1H} = 7.5V, R_{L} = 39\Omega,$		300		ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	C _L = 15 pF		30		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C temperature range for the DS75491 and DS75492.


Note 3:All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: The input is the only device terminal which may be negative with respect to ground.

Note 5: Voltage values are with respect to network ground terminal unless otherwise noted.

ac test circuits and switching time waveforms





Note 1: The pulse generator has the following characteristics: Z_{OUT} = 50Ω , PRR = 100 kHz, t_W = 1 μs

Note 2: C_L includes probe and jig capacitance.



DS75493 quad LED segment driver


general description


The DS75493 is a quad LED segment driver. It is designed to interface between MOS IC's and LED's. An external resistor is required for each segment to drive the output current which is approximately equal to $0.7 \text{V/R}_{\text{L}}$ and is relatively constant, independent of supply variations. Blanking can be achieved by taking the chip enable (CE) to a logical ''1" level.

features

- Low voltage operation
- Low input current for MOS compatibility
- Low standby power
- Display blanking capability
- Output current regulation
- Quad high gain circuits


schematic and connection diagrams





See Package 19

typical application



truth table

CE	V _{IN}	Іоит
0	1	ON
0	0	OFF
1	Х	OFF

X = Don't care

absolute maximum ratir	igs (Note 1)	operating conditi			
		$I_{ij} = I_{ij} + I$	MIN	MAX UNITS	
Supply Voltage	10V	Supply Voltage			
Input Voltage	10V	Vcc	3.2	8.8 V	
Output Voltage	V _{CC}	V _{SS}	6.5	8.8 V	
Storage Temperature Range	+65°C to +150°C	Temperature, Τ _Δ	0 -	+70 °C	
Lead Temperature (Soldering, 10 seconds)	300°C	, samps at a co, c A		•	
Output Current (IOUT)	-25 mA				

electrical characteristics ($V_{SS} \ge V_{CC}$) $T_A = 25^{\circ}C$ (Notes 2 and 3)

	PARAMETER	CONDIT	IONS	MIN	TYP	MAX	UNITS
I _{IN} .	Input Current	$V_{SS} = Max, V_{IN} = 8.8V, V_{O}$	_{CC} = Open, V _{CE} = 0V			3.2	mA
IIN.		I _{OUT} = R _{SET} @ OV, V _{CE} =	I _{OUT} = R _{SET} @ 0V, V _{CE} = 8.8V			3.6	mA .
1 _{CE}	Chip Enable Input Current	V_{CC} = Max, V_{SS} = Max, V_{CE} = 8.8V, All Other Pins to Gnd				2.1	mA
I _{OUT}	Output Current	I _{OUT} @ 2.15V, R _L = 50Ω	$V_{CC} = Min, V_{SS} = 6.5V,$ $I_{CE} = 80\mu A, V_{IN} = 6.5V$	-8	-13		mA .
		100T @ 2.13V, IIL = 3032	Through 1.0 k Ω $V_{CE} = 0V$, $V_{IN} = 8.8V$		-16	-20	mA
loL	Output Leakage Current	I _{OUT} = R _{SET} @ 0V,	V_{CC} = Min, V_{CE} = 0V V_{IN} = 8.8V Through 100 k Ω			-100	μΑ
		Measure Current to Gnd, V _{SS} = 8.8B	$V_{CE} = 6.5V \text{ Through}$ 1.0 k Ω , $V_{IN} = 8.8V$			200	μΑ
Icc	Supply Current, V _{CC}	V _{CC} = Max, V _{SS} = Max, A	II Other Pins to Gnd			40	μΑ
Iss	Supply Current	V _{CC} = 0V, All Other Pins t	o Gnd			40	μΑ
33		V _{CC} = Min, V _{CC} = 8.8V	I_{OUT} @ 2.15V, V_{CE} = 8.8V Through 100 kΩ, R_L = 50Ω		0.5	1.5	mA
			I _{OUT} = Open, R _{SET} = Open, V _{CE} = 0V		:	1.4	mA

switching characteristics


	PARAMETER	CONDITIONS	MIN	MIN TYP M		UNITS	
t _{pd} (OFF)	Propagation Delay to a Logical "0" From Input to Output	(See AC Test Circuit)		170	300	ns	
t _{pd} (ON)	Propagation Delay to a Logical "1" From Input to Output	(See AC Test Circuit)		11	100	ns	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS75493.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

ac test circuit



switching time waveforms



MM540

Interface Drivers

MM54C48/MM74C48 BCD-to-7 segment decoder

general description

The MM54C48/MM74C48 BCD to 7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide test blanking input/ripple-blanking output, and ripple-blanking inputs.

features

Wide supply voltage range

3.0V to 15V

Guaranteed noise margin

1.0V

High noise immunity

0.45 V_{CC} typ

Low power

fan out of 2

TTL compatibility

driving 74L


High current sourcing output (up to 50 mA)

■ Ripple blanking for leading or trailing zeros (optional)

Lamp test provision

connection diagram


Dual-In-Line Package



Order Number MM54C48N or MM74C48N See Package 19

F G B

Segment Identification



Numerical Designations and Resultant Displays

-0.3V to V_{CC} + 0.3V Voltage at Any Pin Operating Temperature Range -55°C to +125°C MM54C48 -40°C to +85°C MM74C48 -65°C to +150°C Storage Temperature Range 500 mW Package Dissipation 3.0V to 15V Operating V_{CC} Range 16V Absolute Maximum V_{CC} 300°C Lead Temperature (Soldering, 10 seconds)

dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
CMOS TO CMOS						
Logical "1" Input Voltage (V _{IN(1)})	V _{CC} = 5.0V V _{CC} = 10V	3.5 8.0			V V	
Logical "0" Input Voltage (V _{IN(0)})	V _{CC} = 5.0V V _{CC} = 10V			1.5 2.0	V V	
Logical "1" Output Voltage (V _{OUT(1)}) (RB Output Only)	$V_{CC} = 5.0V, I_{O} = -10\mu A$ $V_{CC} = 10V, I_{O} = -10\mu A$	4.5 9.0			V V	
Logical "0" Output Voltage (V _{OUT(0)})	$V_{CC} = 5.0V, I_{O} = +10\mu A$ $V_{CC} = 10V, I_{O} = +10\mu A$			0.5 1.0	V V	
Logical "1" Input Current (I _{IN(1)})	V _{CC} = 15V, V _{IN} = 15V		. 0.005	1.0	· μA	
Logical "0" Input Current (I _{IN(0)})	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ	
Supply Current (I _{CC})	V _{cc} = 15V		0.05	300	μΑ	
CMOS/LPTTL INTERFACE						
Logical "1" Input Voltage (V _{IN(1)})	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} -1.5 V _{CC} -1.5			2 ∨ V ₁	
Logical "0" Input Voltage (V _{IN(0)})	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V	
Logical "1" Output Voltage (V _{OUT(1)}) (RB Output Only)	54C, $V_{CC} = 4.5V$, $I_{O} = -50\mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = -50\mu A$	2.4 2.4			V V	
Logical "0" Output Voltage (V _{OUT(0)})	54C, V _{CC} = 4.5V, I _O = 360μA 74C, V _{CC} = 4.75V, I _O = 360μA			0.4 0.4	V V	
OUTPUT DRIVE (See 54C/74C Family (Characteristics Data Sheet)					
Output Source Current (I _{SOURCE}) (P-Channel) (RB Output Only)	V _{CC} = 4.75V, V _{OUT} = 0.4V			-0.80	mA .	
Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	1.75	3.6		mA	
Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	8.0	16		mA.	
Output Source Current	$V_{CC} = 5.0V, V_{OUT} = 3.4$ $V_{CC} = 5.0V, V_{OUT} = 3.0$	20		50 65	mA mA	
(NPN Bipolar)	$V_{CC} = 3.0V, V_{OUT} = 3.0$ $V_{CC} = 10V, V_{OUT} = 8.4$ $V_{CC} = 10V, V_{OUT} = 8.0$	20		50 65	mA mA	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

ac electrical characteristics $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Propagation Delay to a "1" or "0" on	V _{CC} = 5.0V		450	1500	ns	
Segment Outputs from Data Inputs	V _{CC} = 10V		160	500	ns	
Propagation Delay to a "0" on	V _{CC} = 5.0V		500	1600	ns	
Segment Outputs from RB Input	V _{CC} = 10V		180	550	ns	
Propagation Delay to a "0" on	V _{CC} = 5.0V		350	1200	ns	
Segment Outputs from Blanking Input	V _{CC} = 10V		140	450	ns	
Propagation Delay to a "1" on	V _{CC} = 5.0V		450	1500	ns	
Segment Outputs from Lamp Test	V _{CC} = 10V		160	500	ns	
Propagation Delay to a "1" on RB	V _{CC} = 5.0V		600	2000	ns	
Output from RB Input	V _{CC} = 10V		250	800	ns	
Propagation Delay to a "0" on RB	V _{CC} = 5.0V		140	450	ns	
Output from RB Input	V _{CC} = 10V		50	150	ns	

typical applications

Typical Connection Utilizing the Ripple-Blanking Feature

BCD DATA
INPUT

RBI RBO/
BI

RBI RBO/
BI


RBI RBO/
BI

RBI RBO/
BI

TO DISPLAY READOUTS


(First three stages will blank leading zeros, the fourth stage will not blank zeros)


Blanking Input Connection Diagram



(When RBO/BI is forced low, all segment outputs are off regardless of the state of any other input condition)


Light Emitting Diode (LED) Readout






typical applications (con't)

Incandescent Readout




**A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.


Fluorescent Readout



Gas Discharge Readout



Liquid Crystal (LC) Readout



Direct dc drive of LC's not recommended for life of LC readouts.

truth table

DECIMAL	INPUTS					BI/RBO†	OUTPUTS					NOTE				
FUNCTION	LT	RBI	D	С	В	Α		а	ь		с	d	. е	f	. g	
0	н	н х	L	L	L L	L H	H	H	H		H .	H. L	H	H	L	1
2	н	×	L	L L	H	L H	H	Н Н.	H H		L H	H	H L	L L	H	
4 .	н	X X	L	H H	L L	L H	H H	L H	H		Н	L H	L L	н	H	
6 7	н н	x x	L	H	н н	H	H H	L H	, t		H	H . L	. H	L	. H L	
8 9	Н	×	H	L	L	L H	H	H	H		H.	H L	H	H	н н	
10 11	Н	×	H H	L. L	Н	H	H H	L	L L		L H	H	H L	. L	н	
12 13 14	H H	X X X	н н н	н н	L L H	L H	Н Н	LHL	H L		L L L	L H H	L L H	н н н	н н н	1 1
15 BI	Н	×	Н	н х	н	H X	H L	L	L L	-	L	L	· L	L	L L	2
RBI LT	H.	L	L X	L _x	L X	X	L H	L H	L H		L, H	L H	L H	H	L H	3 4

H = high level, L = low level, X = irrelevant

Note 1: The blanking input (BI) must be open when output functions 0–15 are desired. The ripple-blanking input (RBI) must be high, if blanking of a decimal zero is not desired.

Note 2: When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.

Note 3: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).

Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open and a low is applied to the lamp-test input, all segment outputs are high.

t One BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).



Interface Drivers

MM54C915/MM74C915 7-segment-to-BCD converter

general description

The MM54C915/MM74C915 is a monolithic complementary MOS (CMOS) integrated circuit, constructed with N and P-channel enhancement-mode transistors. This circuit accepts 7-segment information and converts it into BCD information. The true state of the Segment inputs can be selected by use of the Invert/Non-invert control pin. A logical "0" on the Invert/Non-invert control pin selects active high true decoding at the Segment inputs. A logical "1" on the Invert/Non-invert control pin selects active low true decoding at the Segment inputs. In addition to 4 TTL compatible BCD outputs, an Error output and Minus output are available. The Error output goes to an active "1" whenever a non-standard 7-segment code appears at the Segment inputs. The BCD outputs are forced into a TRI-STATE® condition when an error is detected. This allows the user to program his own error code by tying the BCD outputs to VCC or Ground via high value resistors (\sim 500k). The BCD outputs may also be forced into TRI-STATE by a logical "1" on output enable (OE).

The Minus output goes to a logical "1" whenever a minus code is detected and is useful as a microprocessor interrupt. The BCD outputs are in a flow-though condition when Latch Enable (LE) is at a logical "0", and latched when LE is at a logical "1". The inputs will not clamp signals to the positive supply, allowing simple level translation from MOS to TTL.


features


■ Wide supply range

3V-15V

- High noise immunity
- 0.45 V_{CC} typ
- TTL compatible fan out
- 1 TTL load
- Selectable active true inputs
- TRI-STATE outputs
- On-chip latch
- Error output
- Minus output

logic and connection diagrams





absolute maximum ratings

Voltage at Any Output VCC - 0.3V to VCC + 0.3V

 $V_{CC} = 0.3V$ to 18V

Voltage at Any Input Operating Temperature Range

> MM54C915 MM74C915

-55°C to +125°C

-40°C to +85°C

Storage Temperature Range Package Dissipation

Operating VCC Range

-65°C to +150°C

500 mW 3V to 15V

Maximum VCC Lead Temperature, (Soldering, 10 seconds)

18V 300°C

dc electrical characteristics Min/max limits apply across temperature range unless otherwise noted.

PARA	AMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS						
VIN(1) Logic	al "1" Input Voltage	V _{CC} = 5V	3.3	4.5		V
		V _{CC} = 10V	8	9		V
		V _{CC} = 15V	12.5	13.5	,	V
VIN(0) Logic	al "0" Input Voltage	V _{CC} = 5V		0.5	1.5	· V
		V _{CC} = 10V		1.	2	V
		V _{CC} = 15V		1.5	2.5	V
I _{IN(1)} Logic	al "1" Input Current	V _{IN} = 15V		0.005	1	μΑ
IIN(0) Logic	al "0" Input Current	$V_{IN} = 0V$	-1	-0.005	-	μΑ
	al "1" Output Voltage	$10 = 10 \mu\text{A}$			1	
001(1)		V _{CC} = 5V		4.5		V
		V _{CC} = 10V		9		, V
	• "	V _{CC} = 15V		13.5		V
VOUT(0) Logic	al "0" Output Voltage	$I_O = 10 \mu A$		÷		
		V _{CC} = 5V		0.5		V
		$V_{CC} = 10V$		1		\ \ \ \ \
		V _{CC} = 15V		1.5		1
ICC Supp	ly Current	V _{CC} = 5V		0.25	0.75	mA
		$V_{CC} = 10V$		0.75	1.75	mA
		V _{CC} = 15V		1.00	2.25	mA
CMOS/TTL INTER	FACE		and the second			·
VIN(1) Logic	cal "1" Input Voltage					
	M54C915	V _{CC} = 4.5V	Vcc-1.7			ľ
M	M74C915	V _{CC} = 4.75V	V _{CC} -1.7			ľ
VIN(0) Logi	cal "0" Input Voltage				0.0	\ \ \
	M54C915	V _{CC} = 4.5V			0.8	Ĭ
- N	M74C915	V _{CC} = 4.75V			0.6	'
VOUT(1) Logi	cal "1" Output Voltage	$I_0 = -360 \mu\text{A}$				\ \ \
The second secon	M54C915	V _{CC} = 4.5V	2.4			V
N	M74C915	V _{CC} = 4.75V	2.4			'
001(0)	cal "0" Output Voltage	IO = 1.6 mA			0.4	
	M54C915	V _{CC} = 4.5V			0.4	
N	IM74C915	V _{CC} = 4.75V		<u> </u>		
OUTPUT DRIVE				1		1
5001102	out Source Current	$T_A = 25^{\circ}C$, $V_O = 0V$,				
P-Ch	annel	(Note 2)	-1.75	-3.3		m.A
		V _{CC} = 5V	-8	-15		m.A
		V _{CC} = 10V V _{CC} = 15V	-15	-25		m.A
	0.10	$T_A = 25^{\circ}C$, $V_O = V_{CC}$				
Olivin	out Sink Current					
N-C	nannel	V _{CC} = 5V	5	8		m.A
		V _{CC} = 10V	20	30		m.A
		V _{CC} = 15V	30	50	1	m.A

ac electrical characteristics TA = 25°C

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tpd0, tpd1	Propagation Delay Time to	CL = 50 pF				
	Logical "0" or a Logical "1"	V _{CC} = 5V		500	1000	ns
		V _{CC} = 10V		300	600	ns
		V _{CC} = 15V		300	600	ns
t0H, t1H	Propagation Delay Time From	R _L = 10k, C _L = 10 pF				
	Logical "0" or Logical "1"	V _{CC} = 5V		110	200	ns
	into High Impedance State	V _{CC} = 10V		75	130	ns
		V _{CC} = 15V		60	110	ns
tHO, tH1	Propagation Delay Time From	R _L = 10k, C ₁ = 50 pF				-
	High Impedance State to a	V _{CC} = 5V		150	250	ns
	Logical "0" or Logical "1"	V _{CC} = 10V		80	140	ns
		V _{CC} = 15V	*	70	125	ns
ts	Input Data Set-Úp Time	C _I = 50 pF				
		V _{CC} = 5V		500	1000	ns
	•	V _{CC} = 10V		300	600	ns
		V _{CC} = 15V		300	600	ns
tн	Input Data Hold Time	C _L = 50 pF				
		V _{CC} = 5V		-150	0	ns
		V _{CC} = 10V		-100	0	ns
		V _{CC} = 15V		-100	0	ns
CIN	Input Capacitance	Any Input, (Note 3)		5	7.5	pF
COUT	TRI-STATE Output Capaci-	Any Output, (Note 3)		10		pF
	tance					

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: These specifications apply to transient operation. It is not meant to imply that the device should be operated at these limits in sustained operation.

Note 3: Capacitance is guaranteed by periodic testing.

truth table


CHARACTER	В	CD OL	JTPU1	rs	NON-BCD		
AT SEGMENT	Ď	C	В	A	OUT	PUTS	
INPUTS	23	22	21	20	ERROR	MINUS	
· 🗓	0	0	o	0	0	0	
	0	0	0	1	0	0	
1	0.	0	0.	1	0	0	
2	0	0	1	0	0	0 '	
	0	0	1	1	0	0	
4 5	0	1	0	0	0	0	
- 5	0	1	0	1	0	0	
6	0	1	1	0	0	0	
Ь	0	1	1	Ó	0	0	
7	0	1	1	1	0	. 0	
B	1	0	0	0	0 .	0	
9	1	0	0	1	0	0	
9	1	0	0	1	0	0 :	
	1	1	1	1	0	0	
	х	х	х	Х	1	1	
All other input	Х	Х	х	Х	1	0	
combinations	х	х	X.	х	1	0	

X = represents TRI-STATE condition


SEGMENT IDENTIFICATION



Multiplex 7-Segment to Straight BCD



Memory Expension from 7-Segment Outputs







SECTION 12 DISPLAYS



Displays



NSA1100 Series 0.100 inch 9 digit LED display

general description

The NSA1100 Series uses monolithic digits and can have up to nine digits. These devices are common cathode GsAsP LED, with a nominal 0.100 inch character height. Each digit comprises 7-segments with a right hand decimal point. Eight inputs are provided for selection of the appropriate segments and decimal (anodes) and separate inputs for digit (cathodes) selection. The anodes are internally interconnected for multiplexing. Simple interface circuits may be used for TTL, DTL, or MOS operation.

The clear lens of the display package provides excellent light transmission and ease of visibility over a wide angle. The package is also designed to be readily incorporated into the system. PC board type terminals allow easy connection by wire or pin soldering or with cardedge connector. The thin package allows significant size reduction for high density electronic equipment. These devices are designed to be used with a clear red filter.

applications

- Hand held calculators
- Desk calculators
- Digital instruments
- Industrial controls
- Data terminals
- Instrumentation
- Electronic test and measurement equipment

absolute ratings

Average Current per Segment Peak Current per Segment Reverse Voltage Digit Current Pulse Width Operating and Storage Temperatures Relative Humidity at +35°C Terminal Temperature

(Soldering, 5 seconds)

0.25 mA min, 7.0 mA max 2.5 mA min, 70 mA max 3.0V max 1.0 ms max

> -20°C to +70°C 98% max

> > 230°C max

electrical and optical characteristics $T_A = +25^{\circ}C$ Room Temperature

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	2.5 mA/Segm. Peak	0.16	0.37		mcd
Digit Light Intensity (Peak)	2.5 mA/Segm. Peak	1.28	2.96		mcd
Segment Forward Voltage	5.0 mA/Segm. dc		1.65	2.0	V
Reverse Voltage	100μA/Segm.	3.0	8.0		V
Intensity Matching			±33		%
Peak Wavelength			660		nm
Spectral Width, Half-Intensity	and the second second		40		nm
Viewing Angle, Off Axis, Horizontal			19		degrees
Viewing Angle, Off Axis, Vertical			19		degrees

custom options NSA11XX

- Number of digits, 6-9
- Number of decimal points, maximum of 9
- Minus signs can be substituted in place of any digit Address line will be Segment G
- A decimal point can be substituted for any digit and placed in any segment position (Will be electrically connected to that segment address line)
- For all variations from the standard products it is recommended the factory be contacted

recommended display array processing

The NSA1100 Series displays are constructed on a standard printed circuit board substrate and covered with a plastic lens.

The edge connectors tab will stand a temperature of 230°C for 5 seconds.

The display lens area must not be elevated in temperature above 70° C. To do so will result in permanent damage to the display.

It is recommended that the back of the display be masked off with low tac masking tape during flux and clean operations, to prevent condensation of flux or cleaner on the underside of the lens.


Only rosin core solder, solid core solder and low temperature deactivating flux are recommended. Recommended post solder clean solvents are Freon TF, Isopropanol, Methanol or Ethylene. These solvents are recommended only at room temperature and short time periods.

The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or the display.


There are a number of edge connectors which can also be used with these displays.

standard digit positions

NSA1166



NSA1178*




*Built on special order only. Use NSA1198 for small quantity requirements.


12

standard digit positions (con't)

NSA1188*



NSA 1198




^{*}Built on special order only. Use NSA1198 for small quantity requirements.

connections table

PIN CONNECTIONS	NSA1166	NSA1178	NSA1188	NSA1198	ANODE OR CATHODE
· 1	NC	NC	NC	NC	No Connection
2	NC	NC	NC	Digit 1	Cathode
3	Segment C	Segment C	Segment C	Segment C	Anode
4	NC	Digit 1	Digit 1	Digit 2	Cathode
5	D.P.*	D.P.	D.P.	D.P.	Anode
6	Digit 1	Digit 2	Digit 2	Digit 3	Cathode
7	Segment A	Segment A	Segment A	Segment A	Anode
8	Digit 2	Digit 3	Digit 3	Digit 4	Cathode
9	Segment E	Segment E	Segment E	Segment E	Anode
10	Digit 3	Digit 4	Digit 4	Digit 5	Cathode
11	Segment D	Segment D	Segment D	Segment D	Anode
12	Digit 4	Digit 5	Digit 5	Digit 6	Cathode
13	Segment G	Segment G	Segment G	Segment G	Anode
14	Digit 5	Digit 6	Digit 6	Digit 7	Cathode
15	Segment B	Segment B	Segment B	Segment B	Anode
16	Digit 6	Digit 7	Digit 7	Digit 8	Cathode
17	Segment F	Segment F	Segment F	Segment F	Anode
18	NC	NC	NC	Digit 9	Cathode

^{*}Digit 4 only



Order Numbers NSA1166, NSA1178*, NSA1188* or NSA1198 Special Numbers are Assigned for Custom Units NSA1XXX 0.04 TYP 0.50 0.06 0.23

Segment Designation



ALL DIGITS ON 0.20 INCH CENTER

*Special Order Only



Displays



NSA1298 0.110 inch 9 digit LED display

general description

The NSA1298 is a monolithic, nine digit common cathode GsAsP LED, numeric display, with a nominal 0.110 inch character height. Each digit comprises 7 segments with a right hand decimal point. Eight inputs are provided for selection of the appropriate segments and decimal (anodes) and nine inputs for digit (cathodes) selection. The anodes are internally interconnected for multiplexing. Simple interface circuits may be used for TTL, DTL, or MOS operation.

The clear lens of the display package provides excellent light transmission and ease of visibility over a wide angle. The package is also designed to be readily incorporated into the system. PC board type terminals allow easy connection by wire or pin soldering or with cardedge connector. The thin package allows significant size reduction for high density electronic equipment.

applications

- Hand held calculators
- Desk calculators
- Digital instruments
- Industrial controls
- Data terminals
- Instrumentation
- Electronic test and measurement equipment

absolute ratings

Average Current per Segment 0.3 mA min, 7.0 mA max Peak Current per Segment Reverse Voltage Digit Current Pulse Width

Operating and Storage Temperatures Relative Humidity at +35°C Terminal Temperature

(Soldering, 5 seconds)

3.0 mA min, 70 mA max 3.0V max

1.0 ms max

-20°C to +70°C 98%

230°C max

electrical and optical characteristics $T_A = +25$ °C Room Temperature

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	3.0 mA/Segm. Peak	0.10	0.23		mcd
Digit Light Intensity (Peak)	3.0 mA/Segm. Peak	0.80	1.84		mcd
Segment Forward Voltage	5.0 mA/Segm. dc		1.65	2.0	V
Reverse Voltage	100μA/Segm.	3.0	8.0		V
Intensity Matching			±33		, %
Peak Wavelength			660		
Spectral Width, Half-Intensity			40		nm
Viewing Angle, Off Axis, Horizontal		`	21		nm
Viewing Angle, Off Axis, Vertical					degrees
,	ı	1	22		degrees

custom options NSA12XX

- Number of digits, 6-9
- Number of decimal points, maximum of 9
- Minus signs can be substituted in place of any digit Address line will be Segment G
- A decimal point can be substituted for any digit and placed in any segment position. (Will be electrically connected to that segment address line)
- For all other variations it is recommended the factory be contacted

recommended display array processing

The NSA1298 display is constructed on a standard printed circuit board substrate and covered with a plastic

The edge connectors tab will stand a temperature of 230°C for 5 seconds.


The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display.

It is recommended that the back of the display be masked off with low tac masking tape during flux and clean operations, to prevent condensation of flux or cleaner on the underside of the lens.

Only rosin core solder, solid core solder and low temperature deactivating flux are recommended. Recommended post solder clean solvents are Freon TF, Isopropanol, Methanol or Ethylene. These solvents are recommended only at room temperature and short time periods.

The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or the display.

physical dimensions and pin connections





Displays



NSA5120 1/8 inch 12 digit LED display

general description

The NSA5120 is a twelve monolithic digit common cathode GaAsP, LED, numeric display, with a nominal 1/8 inch character height. Each digit comprises seven segments with a right hand decimal point. Eight inputs are provided for selection of the appropriate segments and decimal (anodes) and twelve inputs for digit (cathodes) selection. The anodes are internally interconnected for multiplexing. Simple interface circuits may be used for TTL, DTL, or MOS operation.

The clear lens of the display package provides excellent light transmission and ease of visibility over a wide angle. The package is also designed to be readily incorporated into the system. PC board type terminals allow easy connection by wire or pin soldering or with a cardedge connector. The thin package allows significant size reduction for high density electronic equipment.

The excellent aspect ratio of the digit (0.110×0.070) affords added versatility for the designer to further magnify the display digit height.

applications

- Hand held calculators
- Desk calculators
- Digital instruments
- Industrial controls
- Data terminals
- Instrumentation
- Electronic test and measurement equipment

absolute ratings

Average Current per Segment Peak Current per Segment Reverse Voltage Digit Current Pulse Width

Operating and Storage Temperatures Relative Humidity at +35°C

Terminal Temperature (Soldering, 5 seconds)

0.5 mA min, 20 mA max 7.0 mA min, 70 mA max

> 3.0V max 1.0 ms max


-20°C to +70°C 98% max


230°C max


electrical and optical characteristics T_A = +25°C Room Temperature

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	7.0 mA/Segm. Peak	0.15	0.45		mcd
Segment Forward Voltage	7.0 mA/Segm. DC		1.8	2.0	V
Reverse Voltage	100μA/Segm.	3.0	8.0		l v
ntensity Matching			±33		%
Peak Wavelength	,		660		nm
Spectral Width, Half-Intensity			40		nm
Viewing Angle, Off Axis, Horiz.			25		degrees
Viewing Angle, Off Axis, Vert.			34		degrees

typical performance characteristics (25°C)







custom options NSA51XX

Custom options are available as follows:

- Minus signs can be substituted in place of any digit.
 Address line will be Segment G.
- A decimal point can be substituted for any digit and placed in any segment position. (Will be electrically connected to that segment address line.)
- For all other variations it is recommended the factory be contacted.

recommended display array processing

The NSA5120 display is constructed on a standard printed circuit board substrate and covered with a plastic lens.

The edge connectors tab will stand a temperature of 230°C for 5 seconds.


The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display.

Since the display is not hermetic, immersion of the entire package during flux and clean operations may cause condensation of flux or cleaner on the underside of the lens. It is recommended that only the edge connectors be immersed.


Only rosin core solder, solid core solder and low temperature deactivating fluxs are recommended. Recommended post solder clean solvents are Freon TF, Isopropanol, Miethanol or Ethylene. These solvents are recommended only at room temperature and short time periods.

The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or the display.

typical drive circuit



physical dimensions and pin connections



Order Number NSA5120 for 12-Digit Unit Special Numbers are Assigned for Custom Units NSA51XX

Pin Connections

PIN 1 NC DIGIT 1 CATHODE PIN 2 DIGIT 2 CATHODE PIN 3 PIN 4 DIGIT 3 CATHODE SEGMENT C ANODE PIN 5 DIGIT 4 CATHODE SEGMENT DP ANODE PIN 7 DIGIT 5 CATHODE PIN 8 SEGMENT A ANODE PIN 9 PIN 10 DIGIT 6 CATHODE PIN 11 SEGMENT E ANODE PIN 12 DIGIT 7 CATHODE PIN 13 SEGMENT D ANODE PIN 14 DIGIT 8 CATHODE PIN 15 SEGMENT G ANODE PIN 16 DIGIT 9 CATHODE PIN 17 SEGMENT B ANODE PIN 18 DIGIT 10 CATHODE PIN 19 SEGMENT FANODE PIN 20 DIGIT 11 CATHODE PIN 21 DIGIT 12 CATHODE

Segment Designation



ALL DIGITS ON 0.150 INCH CENTERS



Displays



NSA5140 1/8 inch 14 digit LED display

general description

The NSA5140 is a fourteen monolithic digit common cathode GaAsP, LED, numeric display, with a nominal 1/8 inch character height. Each digit comprises seven segments with a right hand decimal point. Eight inputs are provided for selection of the appropriate segments and decimal (anodes) and fourteen inputs for digit (cathodes) selection. The anodes are internally interconnected for multiplexing. Simple interface circuits may be used for TTL, DTL, or MOS operation.

The clear lens of the display package provides excellent light transmission and ease of visibility over a wide angle. The package is also designed to be readily incorporated into the system. PC board type terminals allow easy connection by wire or pin soldering or with a cardedge connector. The thin package allows significant size reduction for high density electronic equipment.

The excellent aspect ratio of the digit (0.110 \times 0.070) affords added versatility for the designer to further magnify the display digit height.

applications

- Hand held calculators
- Desk calculators
- Digital instruments
- Industrial controls
- Data terminals
- Instrumentation
- Electronic test and measurement equipment

absolute ratings

Average Current per Segment Peak Current per Segment

Reverse Voltage

Digit Current Pulse Width Operating and Storage

Temperatures

Relative Humidity at +35°C Terminal Temperature (Soldering, 5 seconds) 0.5 mA min, 20 mA max 7.0 mA min, 70 mA max

> 3.0V max 1.0 ms max

-20°C to +70°C


98% max


230°C max


electrical and optical characteristics $T_A = +25^{\circ}C$ Room Temperature

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	7.0 mA/Segm. Peak	0.15	0.45		mcd
Segment Forward Voltage	7.0 mA/Segm. DC		1.8	2.0	V
Reverse Voltage	100μA/Segm.	3.0	8.0		V
Intensity Matching			±33	1.	%
Peak Wavelength			660		nm
Spectral Width, Half-Intensity			40	5	nm
Viewing Angle, Off Axis, Horiz.			25		degrees
Viewing Angle, Off Axis, Vert.			34		degrees

typical performance characteristics (25°C)







custom options NSA51XX

Custom options are available as follows:

- Number of digits, 9 through 14.
- Number of decimal points. Maximum of 14.
- Minus signs can be substituted in place of any digit.
 Address line will be Segment G.
- A decimal point can be substituted for any digit and placed in any segment position. (Will be electrically connected to that segment address line.)
- For all other variations it is recommended the factory be contacted.

recommended display array processing

The NSA5140 display is constructed on a standard printed circuit board substrate and covered with a plastic lens.

The edge connectors tab will stand a temperature of 230°C for 5 seconds.


The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display.

It is recommended that the back of the display be masked off with low tac masking tape during flux and clean operations, to prevent condensation of flux or cleaner on the underside of the lens.


Only rosin core solder, solid core solder and low temperature deactivating fluxs are recommended. Recommended post solder clean solvents are Freon TF, Isopropanol, Miethanol or Ethylene. These solvents are recommended only at room temperature and short time periods.

The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or the display.

typical drive circuit



physical dimensions and pin connections



Order Number NSA5140 for 14 Digit Unit Special Numbers are Assigned for Custom Units NSA51XX

Pin Connections PIN 1 DIGIT 1 CATHODE DIGIT 2 CATHODE PIN 2 DIGIT 3 CATHODE DIGIT 4 CATHODE PIN 4 PIN 5 SEGMENT C ANODE PINE DIGITE CATHODE SEGMENT DP ANODE PIN 7 DIGIT 6 CATHODE PIN 8 SEGMENT A ANODE PIN 9 PIN 10 DIGIT 7 CATHODE PIN 11 SEGMENT E ANODE PIN 12 DIGIT 8 CATHODE PIN 13 SEGMENT D ANODE PIN 14 DIGIT 9 CATHODE PIN 15 SEGMENT G ANODE PIN 16 DIGIT 10 CATHODE PIN 17 SEGMENT BANODE PIN 18 DIGIT 11 CATHODE PIN 19 SEGMENT FANODE PIN 20 DIGIT 12 CATHODE PIN 21 DIGIT 13 CATHODE PIN 22 DIGIT 14 CATHODE

Segment Designation



ALL DIGITS ON 0.150 INCH CENTERS

12

Displays

NSB5917, NSB5921, NSB5922 0.5 inch 5 digit numeric displays

general description

The 5900 series of GaAsP LED reflective displays from National Semiconductor represent the latest in design advances to provide you with an effective, easy to implement answer to the need for an inexpensive large numeric display.

Versatility is offered with both common anode (NSB5922) and common cathode (NSB5921) multiplexed versions for 5 full digits and an option of direct drive overflow/polarity indication with 4 digits in a common anode multiplexed format (NSB5917). Electrical connection is by PCB type terminals on the edges of the display.

The optical design of this display series creates a distinct, easy to read display with wide viewing angle, excellent "ON-OFF" contrast, and segment uniformity.

applications

- Test and measurement equipment
- Consumer products
- Industrial controls
- Desk top calculators
- Digital instruments

absolute ratings

Average Current Per Segment
Peak Current Per Segment
Reverse Voltage Per Segment
Operating and Storage
Temperature
Relative Humidity at 35°C
Relative Humidity at 35°C
Rerminal Temperature (Soldering, 5 seconds)

recommended display processing

The multi-digit series display is constructed on a standard printed circuit board substrate and covered with a plastic lens. The edge connector tab will stand a temperature of 230°C for 5 seconds. The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display. Since the display is not hermetic, immersion of the entire package during flux and clean operations may cause condensation of flux or cleaner on the underside of the lens. It is recommended that only the edge connectors be immersed. Only rosin core solder, solid core solder, and low activity organic fluxes are recommended. Cleaning solvents are Freon TF, Isopropanol, Methanol, or Ethanol. These solvents are recommended only at room temperature and for short time periods. The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or display.

electrical and optical characteristics (25°C)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	10 mA/Segment Average	0.10	0.20		mcd
Digit and D.P. Light Intensity (Peak)	10 mA/Segment Average	0.80	1.6		mcd
Segment Forward Voltage	10 mA/Segment Peak		1.7	2.0	V
Segment Reverse Voltage	100 μA/Segment	3.0	8.0		V
Peak Wavelength			660		nm
Spectral Width, Half-Intensity			40		nm
Viewing Angle, Off Axis		,	60	·	degrees
Intensity Matching	10 mA/Segment Average		±33		%

pin connections

NSB5917

		14203217
	PIN NO.	ELECTRICAL CONNECTION
I	1	Digit 1 Anode H
١	2	Digit 1 Cathode H
	2	Digit 1 Anode J
I	4	Digit 1 Cathode J
١	5	Digit 1 Cathode G
	6	Digit 1 Anode G
1	7	Digit 1 Anode D.P.
1	8	Digit 1 Cathode D.P
	. 9	Digit 1 Cathode C
	10	Digit 1 Anode C
	11	Digit 1 Cathode B
	12	Digit 1 Anode B
	13	Digit 2 Anode
	14	Digit 3 Anode
	15	Cathode G
	16	Cathode F
l	- 17	Cathode E
	18	Cathode D
	19	Digit 4 Anode
	20	Digit 5 Anode
	21	Cathode D.P.
	22	Cathode C
	23	Cathode B
	24	Cathode A


NSB5921


PIN NO.	ELECTRICAL CONNECTION
1	Anode G
2	Anode F
3	Anode E
4	Anode D
5	Anode A
6	Anode C
7	Anode B
-8	NC
9	Anode D.P.
10	Light Sensor
11	Light Sensor
12	Cathode 1
13	Cathode 2
14	Cathode 4
15	Cathode 5
16	Cathode 3

NSB5922

PIN NO.	ELECTRICAL CONNECTION
1	Cathode G
2	Cathode F
3	Cathode E
4 .	Cathode D
5	Cathode A
6	Cathode C
7 7	Cathode B
8	NC
9	Cathode D.P.
1.0	Light Sensor
11	Light Sensor
12	Anode 1
13	Anode 2
14	Anode 4
15	Anode 5
16	Anode 3

physical dimensions and display capability outline






0.070 DIA PAG (1, 78) DIA PAG 16 PLACES

NSB5921, NSB5922



Displays



multidigit LED numeric series

general description

Multidigit GaAsP LED reflective displays from National Semiconductor, represent the latest in design advances in 0.3", 0.5" and 0.7" formats. The series provides the designer with an effective, easy to implement answer to the need for an inexpensive large numeric display.

Basically 2-digit and 4-digit displays, the units are end stackable for applications requiring additional digits. When combined with the options for overflow, polarity and other indications, virtually all display requirements can be satisfied. Versatility is offered the designer with direct drive and multiplex versions in both the common anode and common cathode forms. Electrical contact is by PCB type terminals on the edges of the display.

The optical design of this display series, creates a distinct easy-to-read display with a wide viewing angle, excellent "ON-OFF" contrast and segment uniformity.

applications

- Test and measurement equipment
- Consumer products
- Instrumentation
- Industrial controls
- Digital instruments
- Desk top calculator
- Clocks
- Elevator floor indicator
- TV channel indicator

absolute ratings

Average Current/Segment 20 mA max
Peak Current/Segment 75 mA max
Reverse Voltage/Segment 3.0V max
Operating and Storage Temperature -20°C to +70°C
Relative Humidity at 35°C 98%
Terminal Temperature (Soldering, 5 seconds) 230°C

electrical and optical characteristics TA = 25°C


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Segment Light Intensity (Peak)	10 mA/Seg. Peak	0.10	0.20		mcd
Digit and D.P. Light Intensity (Peak)	10 mA/Seg. Peak	0.80	1.6		mcd
Segment Forward Voltage	10 mA/Seg. Peak		1.7	2.0	v
Segment Reverse Voltage	100μA/Seg.	3.0	8.0		V
Peak Wavelength			660		nm
Spectral Width, Half-Intensity			40		nm
Viewing Angle, Off Axis			60		degrees
Intensity Matching	10 mA/Seg. Avg.		±33		%

recommended display processing

The multidigit series display is constructed on a standard printed circuit board substrate and covered with a plastic lens. The edge connector tab will stand a temperature of 230°C for 5 seconds. The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display. Since the display is not hermetic, immersion of the entire package during flux and clean operations may cause condensation of flux or cleaner on the underside of the lens. It is


recommended that only the edge connectors be immersed. Only rosin core solder, solid core solder, and low activity organic fluxes are recommended. Cleaning solvents are Freon TF, Isopropanol, Methanol, or Ethanol. These solvents are recommended only at room temperature and for short time periods. The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or display.

available display formats (Dual Digits)



DEVICES CURRENTLY AVAILABLE			
NSN334	+117		
NSN381	7.D. 8.8		
NSN382	88		
NSN373			
NSN374	,, ,,		
NSN534	+117		
NSN581	88		
NSN582	88		
NSN583	8.8.		
NSN584	88		
NSN734	+1.8.		
NSN781	8.8.		
NSN782	8.8.		
NSN783	8.8.		
NSN784	8.8.		


physical dimensions




*Pin 1 as shown, pin out follows counterclockwise

	DIMENSIONS									
	DIGIT SIZE	A	В	С	D	Е	F	, G	Н	1
1	0.3	0.85	0.8	0.175	0.3	0.4	5°	0.5	0.225	0:188
	0.5	1.05	1.0	0.175	0.5	0.5	10°	0.7	0.28	0.3
1	0.7	1.25	1.2	0.180	0.7	0.6	10°	0.89	0.3	0.38

available display formats (Quad Digits)



physical dimensions



*Pin 1 as shown, pin out follows counterclockwise

DIMENSIONS									
DIGIT SIZE	А	В	С	D	E	F	G	н	ı
0.3	0.83	1.59	0.165	0.3	0.4	5°	0.5	0.225	0.188
0.5	1.0	1.99	0.180	0.5	0.5	10°	0.7	0.28	0.3
0.7	1.15	2.39	0.180	0.7	0.6	10°	0.89	0.3	0.38

connection tables (Dual Digits)

PIN NUMBER	NSN334	NSN373	NSN374	NSN381	NSN382
1	Cathode J Digit 1	Anode G Digit 1	Cathode G Digit 1	Anode G	Cathode E
2	Cathode C Digit 1	Anode E Digit 1	Cathode E Digit 1	Anode E	Common Anode Digit 1
3	Cathode D.P. Digit 1	Anode D Digit 1	Cathode D Digit 1	NC	NC
4	Cathode G Digit 2	Anode C Digit 1	Cathode C Digit 1	Common Cathode Digit 1	Cathode C
5	Cathode E Digit 2	Anode G Digit 2	Cathode G Digit 2	Anode D	Common Anode Digit 2
6	Cathode D Digit 2	Anode E Digit 2	Cathode E Digit 2	Common Cathode Digit 2	Cathode D
7	Cathode C Digit 2	Anode D Digit 2	Cathode D Digit 2	Anode DP	Cathode DP
8 %	Cathode D.P. Digit 2	Anode C Digit 2	Cathode C Digit 2	Anode C	Cathode G
9	Cathode B Digit 2	Common Cathode Digits 1 and 2	Common Anode Digits 1 and 2	Anode B	Cathode B
10	NC	Anode B Digit 2	Cathode B Digit 2	NC	NC
11	Cathode A Digit 2	Anode A Digit 2	Cathode A Digit 2	NC	NC
12	Cathode F Digit 2	Anode F Digit 2	Cathode F Digit 2	NC	NC
13	Cathode B Digit 1	Anode B Digit 1	Cathode B Digit 1	Anode A	Cathode A
14	Common Anode Digits 1 and 2	Anode A Digit 1	Cathode A Digit 1	NC	NC
15	Cathode H Digit 1	Anode F Digit 1	Cathode F Digit 1	Anode F	Cathode F
16	Cathode G Digit 1	NC	NC	NC	NC

segment identification



connection tables (Continued) (Dual Digits)

PIN NUMBER	NSN534	NSN581	NSN582	NSN583	NSN584
1	NC	Anode G	Cathode G	Anode E	Cathode E
				Digit 1	Digit 1
2	Cathode J	Common Cathode	Common Anode	NC	NC :
	Digit 1	Digit 1	Digit 1		
3	NC	Anode E	Cathode E	Anode D Digit 1	Cathode D Digit 1
4	Cathode C Digit 1	NC	NC	Anode DP Digit 1	Cathode C Digit 1
5	Cathode D.P. Digit 1	NC	NC	Anode C Digit 1	Cathode D.P. Digit 1
6	Cathode G Digit 2	NC	NC	Anode G Digit 2	Cathode G Digit 2
7 .	Cathode E Digit 2	Anode D	Cathode D	Anode E Digit 2	Cathode E Digit 2
8	Cathode D Digit 2	Anode D.P.	Cathode D.P.	Anode D Digit 2	Cathode D Digit 2
9	Cathode C Digit 2	Anode C	Cathode C	Anode D.P. Digit 2	Cathode C Digit 2
10	Cathode D.P. Digit 2	Common Cathode Digit 2	Common Anode Digit 2	Anode C Digit 2	Cathode D.P. Digit 2
, 11	Common Anode Digits 1 and 2	Anode B	Cathode B	Common Cathode Digits 1 and 2	Common And Digit 1 and 2
12	Cathode B Digit 2	NC	NC	Anode B Digit 2	Cathode B Digit 2
13	Cathode A Digit 2	NC	NC	Anode A Digit 2	Cathode A Digit 2
.14	Cathode F Digit 2	NC	NC	Anode F Digit 2	Cathode F Digit 2
15	Cathode B Digit 1	NC	NC	Anode B Digit 1	Cathode B Digit 1
16	NC	NC	NC	Anode A Digit 1	Cathode A Digit 1
17	Cathode H Digit 1	Anode A	Cathode A	NC	NC
18	NC	Anode F	Cathode F	Anode F Digit 1	Cathode F Digit 1
19	NC	NC	NC	NC	NC
20	Cathode G Digit 1	NC	NC	Anode G Digit 1	Cathode G Digit 1

PIN NUMBER	NSN734	NSN781	NSN782	NSN783	NSN784
1	NC	Anode G	Cathode G	Anode E Digit 1	Cathode E Digit 1
2	Cathode J Digit 1	Common Cathode Digit 1	Common Anode Digit 1	NC	NC
3	NC	Anode E	Cathode E	Anode D Digit 1	Cathode D Digit 1
4	Cathode C Digit 1	NC	NC	Anode C Digit 1	Cathode C Digit 1
5	Common Anode Digit 1	NC	NC	Common Cathode Digit 1	Common Anoc Digit 1
6	Cathode D.P. Digit 1	NC	NC	Anode D.P. Digit 1	Cathode D.P. Digit 1
-7	. NC	NC	NC	NC	NC
8	Cathode E Digit 2	NC	NC	Anode E Digit 2	Cathode E Digit 2
9	Cathode D Digit 2	Anode D	Cathode D	Anode D Digit 2	Cathode D Digit 2
10	Cathode C Digit 2	Common Cathode Digit 2	Common Anode Digit 2	Anode C Digit 2	Cathode C Digit 2
11,	Common Anode Digit 2	Anode D.P.	Cathode D.P.	Common Cathode Digit 2	Common And
12	Cathode D.P. Digit 2	Anode C	Cathode C	Anode D.P. Digit 2	Cathode D.P. Digit 2
13	Cathode B Digit 2	Anode B	Cathode B	Anode B Digit 2	Cathode B Digit 2
14	Cathode A Digit 2	NC	NC	Anode A Digit 2	Cathode A Digit 2
15	Cathode F Digit 2	NC	NC	Anode F Digit 2	Cathode F Digit 2
16	Cathode G Digit 2	NC 1	NC	Anode G Digit 2	Cathode G Digit 2
17	NC	NC	NC	NC	NC
18	Cathode G Digit 1	Anode A	Cathode A	Anode G Digit 1	Cathode G Digit 1
19	Cathode B	NC	NC	Anode B	Cathode B
	Digit 1			Digit 1	Digit 1
20	NC	NC	NC	Anode A	Cathode A
				Digit 1	Digit 1
21	Cathode H Digit 1	NC	NC	NC	NC
22	NC	NC	NC	Anode F Digit 1	Cathode F Digit 1
23	NC	Anode F	Cathode F	NC	NC
24		NC	NC		

12

connection tables (Continued) (Quad Digits)

PIN NUMBÉR	NSB3382	NSB3881	NSB3882
1	NC	NC	NC
2	Cathode E	Anode E	Cathode E
3	Common Anode Digit 1	Common Cathode Digit 1	Common Anode Digit 1
4	Cathode J Digit 1	NC	NC
5	Cathode H Digit 1	NC	NC ,
6	Common Anode Digit 2	Common Cathode Digit 2	Common Anode Digit 2
7	Cathode D	Anode D	Cathode D
8	Cathode G	Anode G	Cathode G
9	NC	NC	NC
10	Common Anode Digit 3	Common Cathode Digit 3	Common Anode Digit 3
11	Cathode B	Anode B	Cathode B
12	Cathode A	Anode A	Cathode A
13	Cathode F	Anode F	Cathode F
14	Common Anode Digit 4	Common Cathode Digit 4	Common Anode Digit 4
15	Cathode D.P.	Anode D.P.	Cathode D.P.
16	Cathode C	Anode C	Cathode C

PIN NUMBER	NSB5382	NSB5881	NSB5882
1	Cathode A	Anode A	Cathode A
2	NC	NC	NC
3	Cathode D	Anode D	Cathode D
4	Common Anode Digit 1	Common Cathode Digit 1	Common Anode Digit 1
5	Cathode J Digit 1	NC	NC
6	Cathode H Digit 1	NC	NC
7	Common Anode Digit 2	Common Cathode	Common Anode
		Digit 2	Digit 2
8	Cathode C	Anode C	Cathode C
9	NC	NC	NC
10	Common Anode Digit 3	Common Cathode Digit 3	Common Anode Digit 3
11	Cathode B	Anade B	Cathode B
12	Cathode F	Anode F	Cathode F
13	Cathode E	Anode E	Cathode E
. 14	Common Anode Digit 4	Common Cathode Digit 4	Common Anode Digit 4
15	Cathode D.P.	Anode D.P.	Cathode D.P.
16	Cathode G	Anode G	Cathode G

connection tables (Continued) (Quad Digits)

PIN NUMBER	NSB7382	NSB7881	NSB7882
/ 1	NC	NC	NC
2	Cathode H Digit 1	NC	NC
3	Cathode J Digit 1	NC	NC
4	Common Anode Digit 1	Common Cathode Digit 1	Common Anode Digit 1
5	Cathode F	Anode F	Cathode F
6	Common Anode Digit 2	Common Cathode Digit 2	Common Anode Digit 2
7	Cathode C	Anode C	Cathode C
8	Cathode D.P.	Anode D.P.	Cathode D.P.
9	Cathode G	Anode G	Cathode G
10	Cathode E	Anode E	Cathode E
11	Common Anode Digit 3	Common Cathode Digit 3	Common Anode Digit 3
12	Cathode B	Anode B	Cathode B
13	Cathode A	Anode A	Cathode A
14	Common Anode Digit 4	Common Cathode Digit 4	Common Anode Digit 4
15	Cathode D	Anode D	Cathode D



Mounting Techniques For Multidigit LED Numeric Displays

introduction

Latest in the expansion of National Semiconductor's LED display product line is the addition of the "Multidigit LED Numeric." Designed to meet the requirements of a wide range of applications, the printed circuit board mounted numerics feature:

- End-stackable 2- and 4-digit packages
- 0.3-, 0.5-, and 0.7-inch digit sizes
- Common anode and common cathode versions
- Direct and multiplex drive

Equally important to all these features is the ease with which the designer can interconnect the display to the rest of a system. This was a primary design goal for the multidigit numerics and it is the purpose of this application note to pass on some of our research to the designer. It should be noted that this is not intended to be an extensive study, but rather is intended to provide direction toward the many possibilities available to the designer.

electrical and optical specifications

Before treating the problem of mechanical and electrical interconnection, a short statement of the basic properties of the display is in order. For further details see the product data sheet.

Electrical

All displays in the multidigit numeric series, whether common anode or common cathode, direct drive or multiplex, share the same electrical characteristics.

	Min	Тур	Max	Units
Forward Voltage, V _f , @ 10 mA		1.7	2.0	V
Reverse Voltage, V_r , @ 100 μA	3.0	8.0		V
Digit Light Intensity @ 10 mA	8.0	1.6		mcd

The choice between common anode and common cathode should merely be a matter of convenience of interface to the rest of the electrical design. However, the choice between multiplex and direct drive is more complex and quite fundamental to any design. It is not within the scope of this application note to discuss the tradeoffs between direct and multiplex drive except for one caution to the designer: when multiplexing, care should be exercised to not exceed the peak segment current ratings of the device. For example:

Desired average segment current - 15 mA

Peak current for a 4-digit display:

 $4 \times 15 \text{ mA} = 60 \text{ mA}$

Peak current for a 6-digit display:

 $6 \times 15 \text{ mA} = 90 \text{ mA}$

Therefore, for applications requiring more than 75 mA peak current when multiplexed, direct drive is suggested.

Optical Characteristics

As with the electrical specifications, the multidigit numerics all have common optical properties. This directly results from the material used and techniques of manufacture.

Characteristic	Тур	Units
Wavelength	660	nm
Spectral Width, Half Intensity	40	nm
Viewing Angle, Off Axis	60	degrees
Intensity (digit)	1.6	mcd
Intensity Matching	±33	%

Contrast enhancement can be achieved by using a lens over the display that has a peak transmission point centered around 660 nm.

The principal concern of a mechanical designer when "designing in" a display is the functional relationship of the display to the design. This relationship is the primary factor in determining the means of mechanical support and electrical interconnection for the display and varies tremendously from one application to another.

Examples:


1. TV Channel Indicator - 2 Digits - NSN Dual Series

Design Constraints:

1. One display mounted parallel and adjacent to the logic board.

In nearly all cases, more than one answer presents itself, at which point the designer must tradeoff mechanical and/or electrical considerations with cost. Cost can very considerably, ranging from inexpensive pin schemes at less than one cent per connection to connectors costing over ten cents per connection.


2. Support to be provided by the interconnection.



2. Cash Register — Two 6-Digit Displays — NSN Dual Series

Design Constraints:


- Two sets of 3 dual-digit displays mounted back-toback
- 2. Displays are removed from the immediate vicinity of the logic board.
- 3. Support does not have to be provided by the connection since it can be part of the case design.
- 4. Serviceability an important consideration.




3. Digital Voltmeter -3%-Digit Display - NSB Multiplex Series


Design Constraints:


- 1. One display mounted perpendicular to the logic
- 2. Display support to be provided by the interconnection.
- 3. The interconnection should use minimum space.



further design examples








recommended display processing

The multidigit display is constructed on a standard printed circuit board substrate and covered with a plastic lens. The edge connector tab will stand a temperature of 230°C for 5 seconds. The display lens area must not be elevated in temperature above 70°C. To do so will result in permanent damage to the display. Since the display is not hermetic, immersion of the entire package during flux and clean operations may cause condensation of flux or cleaner on the underside of the lens. It is recommended that only the edge connectors be immersed. Only rosin core solder, solid core solder, and low activity organic fluxes are recommended. Cleaning

solvents are Freon TF, isopropanol, methanol, or ethanol. These solvents are recommended only at room temperature and for short time periods. The use of other solvents or elevated temperature use of the recommended solvents may cause permanent damage to the lens or display.

This application note is not intended to imply specific endorsement or warranty of a manufacturer's product by National Semiconductor. In addition, it is not an inclusive list of manufacturers, and the designers will by research find additional sources and a wide range of prices.





SECTION 13 CLOCK MODULES



Clock Modules

MA1002 LED display digital electronic clock module

general description

The MA1002 Series Electronic Clock Modules combine a monolithic MOS-LSI integrated clock circuit, 4-digit 0.5" LED display, power supply and other associated discrete components on a single printed circuit board to form a complete electronic clock movement. The user need add only a transformer and switches to construct a pretested digital clock for application in clock-radios, alarm or instrument panel clocks. Timekeeping may be from 50 or 60 Hz inputs and 12 and 24 hour display formats may be chosen. Direct (non-multiplexed) LED drive eliminates RF interference. Time setting is made easy through use of "Fast" and "Slow" scanning controls.

Features include alarm "on" and "PM" indicators, blinking colon, "sleep" and "snooze" timers and variable brightness control capability. Alarm clock options include a transistor oscillator circuit for use with low-cost earphone audio transducers. Power failure is indicated by flashing the display at a 1 Hz rate.

features


- Bright 4-digit 0.5" LED display
- Complete add only transformer and switches

- Alarm clock and clock-radio versions
- 12 or 24 hour display format
- 50 or 60 Hz operation
- Power failure indication
- Brightness control capability
- "Sleep" and "snooze" timers
- Alarm "on" and PM indicators
- Direct drive no RFI
- Fast and slow set controls
- Low cost, extremely compact design

applications

- Clock-radio timers
- Alarm clocks
- Desk clocks
- TV-stereo timers
- Instrument panel clocks

block diagram



absolute maximum ratings

Voltage - Pins E6 to E8

Voltage - Pins E7, E9 to E8

Voltage - Pins E1, E3 to E13

Operating Temperature Range Storage Temperature Range

Lead Temperature (Soldering, 10 seconds)

21 Vrms

7.0 Vrms

+0.3 to -26V_{DC} -20°C to +60°C

-20°C to +70°C

300°C

electrical characteristics

T_A = 25°C; E6 to E8 = 16 Vrms; E7, E9 to E8 = 5.0 Vrms, unless otherwise specified.

Normal operating conditions allow E6 to E8 to vary between 14 and 18 Vrms; E7, E9 to E8 to vary between 4.2 and 6.5 Vrms.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD} MOS Supply Voltage	V _{SS} = 0V	-18	-22	-25	VDC
I ₆ MOS Power Supply Current	100% Display Brightness	1	23	28	mA _{DC}
I ₆ MOS Power Supply Current	Display Off		3	5	mA _{DC}
LED Power Supply Current	100% Display Brightness (20:08)		250	280	mA
V _{DD} Power Failure Indication Voltage	V _{SS} = 0V		-5	-8	V _{DC}
LED Segment Display Current	Short Pin 3 to Pin 4 $(R = 0\Omega)$		11		mA
	R = 50k (Clock-Radio) R = ∞ (Clock-Radio)		0.3 0.0		mA mA
	R = ∞ (Alarm Clock)		1.5		mA .
Alarm and Radio Outputs	$V_{OH} = V_{SS} - 2$ $V_{OH} = V_{SS} - 10$ $V_{OL} = V_{DD} + 2$	0.5 2.0 -1			mA mA μA
Power Dissipation	100% Display Brightness (20:08) Max Input Voltage			2.5	w

optical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Luminous Intensity Per Segment	I = 11 mA _{DC}	100	300		μcd
Peak Wavelength			660	,, .	nM
Spectral Width	Half-Intensity		40		nM
Viewing Angle	1/2 Brightness Point	±60			degrees
Variation	Any Two Segments			2:1	

functional description

DISPLAY MODES

The MA1002 provides four basic selectable display modes: These are summarized in Table I.

Colon: 12 hour display models (MA1002A, B, E, F) are furnished with a colon display which flashes at a 1 Hz rate. (Fixed colon units are available on special order.) 24 hour display models (MA1002C, D, G, H) are furnished with fixed colons.

Alarm "ON" Indicator: Setting the alarm switch to "on" lights a dot in the lower right hand corner of the display.

AM/PM Indicator: PM time indication is given by a dot in the upper left hand corner of the display (12 hour models only). Indication applies for both time and alarm display modes.

Power Failure Indication: Power failure is indicated by the entire display flashing at a 1 Hz rate. Contact to either the FAST or SLOW time set control cancels this indication.

Zero Blanking: Zeroes appearing in the first digit are blanked in both 12 and 24 hour display models.

Note: Additional information concerning device operation may be found on the MM5385, MM5386 clock circuit data sheet.

CONTROL FUNCTIONS

Setting of Time, Alarm Time, Seconds and Sleep Timer registers is accomplished by selecting the appropriate display mode and simultaneously contacting one or both of the FAST and SLOW time setting switches. This is summarized in Table II.

functional description (con't)

Alarm On/Off Switch: The Alarm On/Off switch is an SPDT switch — the "ON" position lights the alarm set indicator; the "OFF" position disables the alarm output latch and silences the alarm. The alarm output will continue for 59 minutes unless cancelled by the Alarm On/Off switch or inhibited by the Alarm Display/Snooze button.

Alarm Display/Snooze Button: This momentary switch has four functions: displays the alarm time; enables setting of alarm time (in conjunction with fast or slow set switches); cancels the Sleep (Radio) output; and inhibits the alarm output for a period of between 8 and 9 minutes (Snooze function). The Snooze alarm feature may be used repeatedly during the 59 minute alarm enable period.

Sleep Display/Timer Button: A momentary contact displays the time remaining in the sleep register and enables programming the desired sleep time by simultaneously using the Fast or Slow buttons, as shown in Table II. The Sleep (Radio) output is latched on for the interval programmed, which may be up to 59 minutes. The Sleep output may be cancelled by momentarily contacting the Alarm Display/Snooze button. Resetting the time-of-day will decrement the Sleep Timer, which will not recycle past 00.

Brightness Control: Maximum display current is obtained by placing a short circuit between V_{DD} and the Brightness Control input. For clock-radio versions, insertion of a 10-50k potentiometer will reduce display brightness to a low level for night viewing, with an open circuit

turning the display off completely. Alarm clock versions reduce display current to approximately 10% if the Brightness Control input is open circuited.

Control Priorities: In the absence of Display Control switch inputs, the display shows time-of-day information. If more than one mode is simultaneously selected, the priorities are as shown in Table I.

OUTPUTS

Sleep (Radio): A positive current source output controlled by the sleep timer. This output can be used to switch on an NPN power transistor for controlling a radio or other appliance.

Alarm: A positive current source output controlled by the alarm comparator and enable circuit. This output may be used to control an alarm oscillator, wake-to-radio function, or start an appliance at a predetermined time.

Alarm Tone (alarm clock versions only): An oscillator output gated by the alarm output. On 12 hour versions, the tone is interrupted at a 0.5 second "ON," 0.5 second "OFF" rate. The oscillator circuit uses a low cost miniature earphone (not supplied) as both inductance and audio transducer. The earphone should have an inductance of 100 mH and a resistance of 500Ω .

Note: Certain outputs of the MA1002 module are directly connected to MOS device inputs. Normal precautions taken for handling of MOS devices should be applied to the handling of this module.

TABLE I. MA1002 DISPLAY MODES

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	
Seconds Display	Blanked	Minutes	10's of Seconds	
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	
Sleep Display	Blanked	Blanked	10's of Minutes	

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MA1002 CONTROL FUNCTIONS

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow	Minutes Advance at 2 Hz Rate
	Fast	Minutes Advance at 60 Hz Rate
	Both	Minutes Advance at 60 Hz Rate
Alarm/Snooze	Slow	Alarm Minutes Advance at 2 Hz Rate
	Fast	Alarm Minutes Advance at 60 Hz Rate
	Both	Alarm Resets to 12:00 AM (12-hour format)
	Both	Alarm Resets to (0)0:00 (24-hour format)
Seconds	Slow	Input to Entire Time Counter is Inhibited (Hold)
	Fast	Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both	Time Resets to 12:00:00 AM (12-hour format)
·	Both	Time Resets to (0)0:00:00 (24-hour format)
Sleep	Slow	Subtracts Count at 2 Hz
	Fast	Subtracts Count at 60 Hz
	Both	Subtracts Count at 60 Hz


^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).


module selection guide

PART NUMBER	FUNCTION (CLOCK/RADIO OR ALARM)	LINE FREQUENCY	DISPLAY HOURS
MA1002A	CR	60	12
MA1002B	CR .	50	12
MA1002C	CR	60	24
MA1002D	CR	50	24
MA1002E	Α	60	12
MA1002F	Α	50	12
MA1002G	Α.	60	24
MA1002H	Α '	50	24


applications information







schematic diagram



Note 1: Not required for alarm clock assembly part number MA1002-E, F, G, H.

Note 2: Not required for clock radio assembly part number MA1002-A, B, C, D.

Note 3: Connect for 50 Hz operation MA1002-B, D, F, H.

Note 4: 12 hours — use "PM," "b," "c" LED ONLY

— Z1: MM5385; MA1002-A, B, E, F


24 hours — use "a," "b," "c," "d," "e," "g," LED only

- use R3


- Do not use J2 or J3

- Z1 MM5386; MA1002-C, D, G, H

contact locations



physical dimensions



Clock Modules

MA1003 12 V_{DC} automotive/instrument clock module

general description

The MA1003 12 VDC Automotive/Instrument Clock Module combines the MM5377 monolithic MOS/LSI clock circuit, a 4-digit 0.3" green vacuum fluorescent display, a 2.097 MHz crystal and supporting components to form a complete digital clock for 12 VDC applications. The module is fully protected against automotive transients and battery reversal conditions with timekeeping maintained down to 9 VDC. Automatic display brightness control logic blanks the display with ignition off, reduces brightness to 33% with park or head lamps on and follows the dash lamp dimming control setting. The display features leading zero blanking and has a blinking colon activity indicator. The bright green display color is filterable to various shades in the green, blue-green, blue and yellow color range. Time setting is accomplished by closing hours-advance and minutesadvance switches; these switches are disabled when the display is blanked to prevent tampering. Interconnections are simplified through use of a 6-pin edge connector. Display may be activated with ignition off or park (head) lights off by closing display switch, allowing minimum power consumption in portable applications.

features


- Ideal for automotive applications
- Operates from 12 VDC supply

- Bright 0.3" green display
- Internal crystal timebase
- Protected against automotive voltage transients and reversals
- Timekeeping maintained to 9 VDC
- Automatic display brightness control logic
- Display color filterable to blue, blue-green, green and yellow
- Complete, just add switches and lens
- Convenient time setting controls at a 1 Hz rate with no roll-over
- Compact size, built-in connector (optional)
- Low standby power consumption
- Lockout of time setting when display is "OFF"


applications

- In-dash autoclocks
- After-market auto/recreational vehicle clocks
- Aircraft-marine clocks
- 12 V_{DC} operated instruments
- Portable/battery powered instruments

Back View



Front View



absolute maximum ratings

Voltage-Pins 1, 2, 3, 4 to 6

-24 V_{DC} to +24 V_{DC} (Continuous)

40 Vp, Duration 50 ms

80 Vp, Duration 5 ms

-200 Vp, Duration 1 ms

Operating Temperature

-40°C to +85°C

Storage Temperature

-65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C


electrical characteristics $T_A = 25^{\circ}C$, $V_{BAT} = 14 V_{DC}$, display at 10:08 unless otherwise specified.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage Variation	Timekeeping Maintained	9	1.		VDC
Power Supply Current	Time Memory Maintained	6			VDC
	Display Blanked (Pin 1 Open)	1	3	5	mADC
	33% Brightness (Short Pins 3 and 4)		90	100	mADC
	100% Brightness (Short Pins 4 and 6)		93	105	mADC
Power Consumption	Display Blanked (Pin 1 Open)		50	75	mW
	33% Brightness (Short Pins 3 and 4)		1.25	1.4	w
	100% Brightness (Short Pins 4 and 6)		1.3	1.5	w
Timing Accuracy	T _A = 25°C		±0.5	±2	Sec/Day
	$T_A = -25^{\circ}C$ to $+65^{\circ}C$		±2	±5 .	Sec/Day

optical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Display Brightness	100% Brightness	200	400		ft. L

physical dimensions and connection diagram





Clock Modules



MA1010 LED display digital electronic clock module

general description

The MA1010 Series Electronic Clock Modules combine a monolithic MOS-LSI integrated clock circuit, 4-digit 0.84" LED display, power supply and other associated discrete components on a single printed circuit board to form a complete electronic clock movement. The user need add only a transformer and switches to construct a pretested digital clock for application in clock-radios, alarm or instrument panel clocks. Timekeeping may be from 50 or 60 Hz inputs and 12 or 24 hour display formats may be chosen. Direct (non-multiplexed) LED drive eliminates RF interference. Time setting is made easy through use of "Fast" and "Slow" scanning controls.

Features include alarm "on" and "PM" indicators, blinking colon, "sleep" and "snooze" timers and variable brightness control capability. Alarm clock options include a transistor oscillator circuit for direct drive of 8Ω loudspeakers.

features


- Bright 4-digit 0.84" LED display
- Complete add only transformer and switches

- Alarm clock and clock-radio versions
- Alarm output drives 8Ω speaker
- 12 or 24 hour display format
- 50 or 60 Hz operation
- Power failure indication
- Brightness control capability
- "Sleep" and "snooze" times
- Alarm "on" and PM indicators
- Direct drive no RFI
- Fast and slow set controls
- Low cost, extremely compact design

applications

- Clock-radio timers
- Alarm clocks
- Desk clocks
- TV-stereo timers
- Instrument panel clocks

pin connection diagram



absolute maximum ratings

Voltage - Pins 22 to 10

Voltage — Pins 3, 4 and 10

Voltage - Pins 9, 7 and 10

Operating Temperature Range

Storage Temperature Range

Lead Temperature (Soldering, 10 seconds)

20 Vrms 9.0 Vrms

+0.3 to -26VDC

 -20°C to $+60^{\circ} \text{C}$

-20°C to +70°C

300°C

electrical characteristics

 $T_A = 25^{\circ}C$; Pins 22 to 10 = 16 Vrms; Pins 3, 4 to 10 = 7.0 Vrms, unless otherwise specified. Normal operating conditions allow Pins 22 to 10 to vary between 14 and 18 Vrms; Pins 3, 4 to 10 to vary between 5.7 and 8.7 Vrms

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{DD}	MOS Supply Voltage	V _{SS} = 0V	-18	-22	-25	V _{DC}
122	MOS Power Supply Current	100% Display Brightness	1	14	18	mADC
122	MOS Power Supply Current	Display Off	ŀ	3	5	mADC
	LED Power Supply Current	100% Display Brightness (20:08)		250	280	mA
v_{DD}	Power Failure Indication Voltage	V _{SS} = 0V		-5	-8	V_{DC}
	LED Segment Display Current	Short Pin 18 to Pin 20 (R = 0Ω) R = $50K$ (Clock-Radio) R = ∞ (Clock-Radio) R = ∞ (Alarm Clock)		11 0.3 0.0 1.5		mA mA mA mA
	Alarm and Radio Outputs	V _{OH} = V _{SS} - 2	0.5			mA
		V _{OH} = V _{SS} - 10	2.0			mA
	•	$V_{OL} = V_{DD} + 2$	-1			μΑ
	Alarm Oscillator Output	$R_{LOAD} = 8\Omega$	370	400		mW
	Power Dissipation	100% Display Brightness (20:08) Max Input Voltage			2.85	W

optical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Luminous Intensity Per Segment	I = 11 mA _{DC}	200	600		μcd
Peak Wavelength			660		nM
Spectral Width	Half-Intensity		40		nM
Viewing Angle	1/2 Brightness Point	±60			degrees
Variation — Any Two Segments	R = 0, Pins 18 to 20 R = 4.3K, Pins 18 to 20			2:1 2:1	

functional description

Display Modes

The MA1010 provides four basic selectable display modes. These are summarized in Table I.

Colon: 12 hour display models (MA1010A, E) are furnished with a colon display which flashes at a 1 Hz rate. (Fixed colon units are available on special order.) 24 hour display models (MA1010C, G) are furnished with fixed colons.

Alarm "ON" Indicator: Setting the alarm switch to "on" lights a dot in the lower right hand corner of the display.

AM/PM Indicator: PM time indication is given by a dot in the upper left hand corner of the display (12 hour models only). Indication applies for both time and alarm display modes.

Power Failure Indication: Power failure is indicated by the entire display flashing at a 1 Hz rate. Contact to either the FAST or SLOW time set control cancels this indication.

Zero Blanking: Zeroes appearing in the first digit are blanked in both 12 and 24 hour display models.

NOTE

Additional information concerning device operation may be found on the MM5385, MM5386 clock circuit data sheet.

functional description (con't)

Control Functions

Setting of Time, Alarm Time, Seconds and Sleep Timer registers is accomplished by selecting the appropriate display mode and simultaneously contacting one or both of the FAST and SLOW time setting switches. This is summarized in Table II.

Alarm On/Off Switch: The Alarm On/Off switch is an SPDT switch — the "ON" position lights the alarm set indicator; the 'OFF" position disables the alarm output latch and silences the alarm. The alarm output will continue for 59 minutes unless cancelled by the Alarm On/Off switch or inhibited by the Alarm Display/Snooze button.

Alarm Display/Snooze Button: This momentary switch has four functions: displays the alarm time; enables setting of alarm time (in conjunction with fast or slow set switches); cancels the Sleep (Radio) output; and inhibits the alarm output for a period of between 8 and 9 minutes (Snooze function). The Snooze alarm feature may be used repeatedly during the 59 minute alarm enable period.

Sleep Display/Timer Button: A momentary contact displays the time remaining in the sleep register and enables programming the desired sleep time by simultaneously using the Fast or Slow buttons, as shown in Table II. The Sleep (Radio) output is latched on for the interval programmed, which may be up to 59 minutes. The Sleep output may be cancelled by momentarily contacting the Alarm Display/Snooze button. Resetting the time-of-day will decrement the Sleep Timer, which will not recycle past 00.

Brightness Control: Maximum display current is obtained by placing a short circuit between V_{DD} and the Brightness Control input. For clock-radio versions, insertion of a 10k potentiometer will reduce display brightness to a low level for night viewing, with an open circuit turning the display off completely. Alarm clock versions reduce display current to approximately 10% if the Brightness Control input is open circuited.

Outputs

Sleep (Radio): A positive current source output controlled by the sleep timer. This output can be used to switch on an NPN power transistor for controlling a radio or other appliance.

Alarm: A positive current source output controlled by the alarm comparator and enable circuit. This output may be used to control an alarm oscillator, wake-toradio function, or start an appliance at a predetermined time.

Alarm Tone (alarm clock versions only): An oscillator output gated by the alarm output. On 12 hour versions, the tone is interrupted at a 0.5 second "ON," 0.5 second "OFF" rate. The oscillator produces a tone of approximately 2 kHz and is capable of driving loads such as loud speakers directly. Load impedance is not critical, but should be at least 4 ohms.

NOTE

Certain outputs of the MA1010 module are directly connected to MOS device inputs. Normal precautions taken for handling of MOS devices should be applied to the handling of this module.

TABLE I. MA1010 DISPLAY MODES

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MA1010 CONTROL FUNCTIONS

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate
Alarm/Snooze	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (12-hour format) Alarm Resets to (0)0:00 (24-hour format)
Seconds	Slow Fast	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both Both	Time Resets to 12:00:00 AM (12-hour format) Time Resets to (0)0:00:00 (24-hour format)
Sleep	Slow Fast Both	Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz

^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).


module selection guide

PART NUMBER	FUNCTION (CLOCK/RADIO OR ALARM)	LINE FREQUENCY	DISPLAY HOURS
MA1010A	CR	50/60	- 12
MA1010C	CR	50/60	24
MA1010E	Α	50/60	12
MA1010G	Α	50/60	24


Note: For 50 Hz operation, connect pins 16 and 17.

applications information


FULL FEATURE CLOCK-RADIO



ALARM CLOCK



schematic diagram



Note 1: Numbers denote fingers on the P.C. board.

Note 2: Not required for clock radio assembly. P/N MA1010 - A,C.


Note 3: Not required for alarm clock assembly. P/N MA1010 - E, G.

Note 4: For 50 Hz operation, connect pins 16 and 17.


Note 5: 12 hours - use "PM," "b," "c" LED only, Z1 to be MM4391; - use J2, do not use R3; MA1010 – A, E. 24 hours – use "a," "b," "c," "d," "e," "g" LED only, Z1 to be MM4392,

Use R3, do not use J2, J3 or CR6; MA1010 – C,G.

component view



physical dimensions



Clock Modules



MA1012 LED display digital electronic clock module

general description

The MA1012 Series Electronic Clock Modules combine a monolithic MOS-LSI integrated clock circuit, 4-digit 0.5" LED display, power supply and other associated discrete components on a single printed circuit board to form a complete electronic clock movement. The user need add only a transformer and switches to construct a pretested digital clock for application in clockradios, alarm or instrument panel clocks. Timekeeping may be from 50 or 60 Hz inputs and 12 or 24 hour display formats may be chosen. Direct (non-multiplexed) LED drive eliminates RF interference. Time setting is made easy through use of "Fast" and "Slow" scanning controls.

Features include 150 mA radio supply switch, alarm output switch, alarm "on" and "PM" indicators, blinking colon, "sleep" and "snooze" timers and variable brightness control capability. Power failure is indicated by flashing the display at a 1 Hz rate.

features


- Bright 4-digit 0.5" LED display
- Complete add only transformer and switches

- 150 mA radio B+ switch
- Alarm output switch
- 12 or 24 hour display format
- 50 or 60 Hz operation
- Power failure indication
- Brightness control capability
- "Sleep" and "snooze" timers
- Alarm "on" and PM indicators
- Direct drive no RFI
- Fast and slow set controls
- Low cost, extremely compact design

applications

- Clock-radio timers
- Alarm clocks
- Desk clocks
- TV-stereo timers
- Instrument panel clocks/timers

connection diagram



absolute maximum ratings

 Voltage - Pins 15 to 13
 20 Vrms

 Voltage - Pins 1, 2 to 13
 7.0 Vrms

 Voltage - Pins 9 to 13
 +0.3 to -26VDC

 Voltage - Pins 8, 10 to 9
 30 VDC

 Operating Temperature Range
 -20°C to +60°C

 Storage Temperature Range
 -20°C to +70°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

electrical characteristics

 $T_A = 25^{\circ}$ C; Pins 15 to 13 = 16 Vrms; Pins 1, 2 to 13 = 5.0 Vrms, unless otherwise specified. Normal operating conditions allow Pins 15 to 13 to vary between 14 and 18 Vrms; Pins 1, 2 to 13 to vary between 4.2 and 6.5 Vrms.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
v_{DD}	MOS Supply Voltage	V _{SS} = 0V	-18	-22	-25	V _{DC}
l ₁₅	MOS Power Supply Current	100% Display Brightness		14	18	mADC
^l 15	MOS Power Supply Current	Display Off		3	. 5	mADC
•	LED Power Supply Current	100% Display Brightness (20:08)		250	280	mA
V_{DD}	Power Failure Indication Voltage	V _{SS} = 0V		-5	-8	V _{DC}
	LED Segment Display Current	Short Pin 7 to Pin 14 (R = 0Ω) R = 12K R = ∞		11 1.2 0.0		mA mA mA
$V_{CE_{SAT}}$	Radio Output	I _C = 150 mA		0.1	0.3	V
V _{CESAT}	Alarm Output	I _C = 15 mA		0.1	0.3	V
	Power Dissipation	100% Display Brightness (20:08) Max Input Voltage			2.3	w

optical characteristics

CONDITIONS	MIN	TYP	MAX	UNITS
I = 11 mA _{DC}	100	300		μcd
Half-Intensity		660 40		nM nM
R = 0, Pins 7 to 14	±60		2:1	degrees
	I = 11 mA _{DC} Half-Intensity 1/2 Brightness Point	I = 11 mA _{DC} 100 Half-Intensity 1/2 Brightness Point ±60 R = 0, Pins 7 to 14	I = 11 mA _{DC} 100 300 Half-Intensity 40 1/2 Brightness Point 50 R = 0, Pins 7 to 14	I = 11 mA _{DC} 100 300 660 Half-Intensity 1/2 Brightness Point R = 0, Pins 7 to 14 2:1

functional description

Display Modes

The MA1012 provides four basic selectable display modes: These are summarized in Table I.

Colon: 12 hour display models (MA1012A, B,) are furnished with a colon display which flashes at a 1 Hz rate. (Fixed colon units are available on special order.) 24 hour display models (MA1012C, D) are furnished with fixed colons.

Alarm "ON" Indicator: Setting the alarm switch to "on" lights a dot in the lower right hand corner of the display.

AM/PM Indicator: PM time indication is given by a dot in the upper left hand corner of the display (12 hour models only). Indication applies for both time and alarm display modes.

Power Failure Indication: Power failure is indicated by the entire display flashing at a 1 Hz rate. Contact to either the FAST or SLOW time set control cancels this indication.

Zero Blanking: Zeroes appearing in the first digit are blanked in both 12 and 24 hour display models.

Note: Additional information concerning device operation may be found on the MM5385, MM5386 clock circuit data sheet.

Control Functions

Setting of Time, Alarm Time, Seconds and Sleep Timer registers is accomplished by selecting the appropriate display mode and simultaneously contacting one or both of the FAST and SLOW time setting switches. This is summarized in Table II.

functional descriptions (con't)

Alarm On/Off Switch: The Alarm On/Off switch is an SPDT switch — the "ON" position lights the alarm set indicator; the "OFF" position disables the alarm output latch and silences the alarm. The alarm output will continue for 59 minutes unless cancelled by the Alarm On/Off switch or inhibited by the Alarm Display/Snooze button.

Alarm Display/Snooze Button: This momentary switch has four functions: displays the alarm time; enables setting of alarm time (in conjunction with fast or slow set switches); cancels the Sleep (Radio) output; and inhibits the alarm output for a period of between 8 and 9 minutes (Snooze function). The Snooze alarm feature may be used repeatedly during the 59 minute alarm enable period.

Sleep Display/Timer Button: A momentary contact displays the time remaining in the sleep register and enables programming the desired sleep time by simultaneously using the Fast or Slow buttons, as shown in Table II. The Sleep (Radio) output is latched on for the interval programmed, which may be up to 59 minutes. The Sleep output may be cancelled by momentarily contacting the Alarm Display/Snooze button. Resetting the time-of-day will decrement the Sleep Timer, which will not recycle past 00.

Brightness Control: Maximum display current is obtained by placing a short circuit between VDD and the Brightness Control input. Insertion of a 10K potentio-

meter will reduce display brightness to a low level for night viewing, with an open circuit turning the display off completely. (Units with a fixed 12k brightness control resistor for use with an external SPST brightness control switch are available on special order.)

Outputs

Sleep (Radio): An NPN transistor controlled by the sleep timer. Both emitter and collector leads are available for use in switching a radio (or other appliance) power supply.

Alarm: An NPN transistor controlled by the alarm comparator and enable circuit. Both emitter and collector leads are available for switching an alarm circuit (or other circuit). If the emitter is returned to a source of 120 Hz ripple, such as a radio negative voltage supply, the collector may be coupled to an audio stage to produce a 120 Hz alarm tone.

NOTE

Certain outputs of the MA1012 module are directly connected to MOS device inputs. Normal precautions taken for handling of MOS devices should be applied to the handling of this module.

TABLE I. MA1012 DISPLAY MODES

TABLE 1. MATOTE DISTERT MODES						
*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4		
Time Display Seconds Display Alarm Display	10's of Hours & AM/PM Blanked 10's of Hours & AM/PM	Hours Minutes Hours	10's of Minutes 10's of Seconds 10's of Minutes	Minutes Seconds Minutes		
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes		

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MA1012 CONTROL FUNCTIONS

TABLE II. WATER CONTROL FONCTIONS					
SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION			
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate			
Alarm/Snooze	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (12 hour format) Alarm Resets to (0)0:00 (24 hour format)			
Seconds	Slow Fast	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes			
	Both Both	Time Resets to 12:00:00 AM (12-hour format) Time Resets to (0)0:00:00 (24-hour format)			
Sleep	Slow Fast Both	Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz			


^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).

module selection guide


PART NUMBER	LINE FREQUENCY	DISPLAY HOURS
MA1012A	50/60	12
MA1012C	50/60	24

Note: For 50 Hz operation connect pins 16 and 17.

applications information



schematic diagram



Note 1: For 50 Hz operation, connect pins 16 and 17.


Note 2: For 12 hour display, use "PM," "b," "c" LED only (10 hour segment)

21 to be MM4391 (MA1012-A)
For 24 hour display, use "a," "b," "c," "d," "e," and "g," LED only (10 hour segment)


Use R3, do not use J2

Z1 to be MM4392 (MA1012-C)

component side view



physical dimensions



Clock Modules



MA1013 LED display digital electronic clock module

general description

The MA1013 Series Electronic Clock Modules combine a monolithic MOS-LSI integrated clock circuit, 4-digit 0.7" LED display, power supply and other associated discrete components on a single printed circuit board to form a complete electronic clock movement. The user need add only a transformer and switches to construct a pretested digital clock for application in clockradios, alarm or instrument panel clocks. Timekeeping may be from 50 or 60 Hz inputs and 12 or 24 hour display formats may be chosen. Direct (non-multiplexed) LED drive eliminates RF interference. Time setting is made easy through use of "Fast" and "Slow" scanning controls.

Features include 150 mA radio supply switch, alarm output switch, alarm "on" and "PM" indicators, blinking colon, "sleep" and "snooze" timers and variable brightness control capability. Power failure is indicated by flashing the display at a 1 Hz rate.

The MA1013 is capable of directly replacing the MA1012, allowing upgrading to 0.7" display.

features


- Bright 4-digit 0.7" LED display
- Complete add only transformer and switches

- 150 mA radio B+ switch
- Alarm output switch
- 12 or 24 hour display format
- 50 or 60 Hz operation
- Power failure indication
- Brightness control capability
- "Sleep" and "snooze" timers
- Alarm "on" and PM indicators
- Direct drive no RFI
- Fast and slow set controls
- Low cost, extremely compact design
- Directly replaces MA1012

applications

- Clock-radio timers
- Alarm clocks
- Desk clocks
- TV-stereo timers
- Instrument panel clocks/timers

connection diagram



SECONDS BISPLAY

VSS

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

SLEEP DISPLAY

absolute maximum ratings

 Voltage - Pins 15 to 13
 20 Vrms

 Voltage - Pins 1, 2 to 13
 7.0 Vrms

 Voltage - Pins 9 to 13
 +0.3 to -26VDC

 Voltage - Pins 8, 10 to 9
 30 VDC

 Operating Temperature Range
 -20°C to +60°C

 Storage Temperature Range
 -20°C to +70°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

electrical characteristics

 $T_A = 25^{\circ}$ C; Pins 15 to 13 = 16 Vrms; Pins 1, 2 to 13 = 5.0 Vrms, unless otherwise specified. Normal operating conditions allow Pins 15 to 13 to vary between 14 and 18 Vrms; Pins 1, 2 to 13 to vary between 4.2 and 6.5 Vrms.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
v_{DD}	MOS Supply Voltage	V _{SS} = 0V	-18	-22	-25	V _{DC}
¹ 15	MOS Power Supply Current	100% Display Brightness		14	18	mADC
¹ 15	MOS Power Supply Current	Display Off		3	5	mADC
	LED Power Supply Current	100% Display Brightness (20:08)		250	280	mA
V_{DD}	Power Failure Indication Voltage	V _{SS} = 0V		5	8	v _{DC}
	LED Segment Display Current	Short Pin 7 to Pin 14 (R = 0 Ω) R = 12K R = ∞		11 1.2 0.0		mA mA mA
$V_{CE_{SAT}}$	Radio Output	I _C = 150 mA		0.1	0.3	V
V _{CESAT}	Alarm Output	I _C = 15 mA		0.1	0.3	V
	Power Dissipation	100% Display Brightness (20:08) Max Input Voltage			2.3	w

optical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Luminous Intensity Per Segment	I = 11 mA _{DC}	,100	300.		μcd
Peak Wavelength Spectral Width Viewing Angle	Half-Intensity 1/2 Brightness Point	±60	660 40		nM nM degrees
Variation – Any Two Segments	R = 0, Pins 7 to 14 R = 4.3K, Pins 7 to 14			2:1 2:1	

functional description

Display Modes

The MA1013 provides four basic selectable display modes: These are summarized in Table I.

Colon: 12 hour display models (MA1013A, B) are furnished with a colon display which flashes at a 1 Hz rate. (Fixed colon units are available on special order.) 24 hour display models (MA1013C, D) are furnished with fixed colons.

Alarm "ON" Indicator: Setting the alarm switch to "on" lights a dot in the lower right hand corner of the display.

AM/PM Indicator: PM time indication is given by a dot in the upper left hand corner of the display (12 hour models only). Indication applies for both time and alarm display modes.

Power Failure Indication: Power failure is indicated by the entire display flashing at a 1 Hz rate. Contact to either the FAST or SLOW time set control cancels this indication.

Zero Blanking: Zeroes appearing in the first digit are blanked in both 12 and 24 hour display models.

Note: Additional information concerning device operation may be found on the MM5385, MM5386 clock circuit data sheet.

Control Functions

Setting of Time, Alarm Time, Seconds and Sleep Timer registers is accomplished by selecting the appropriate display mode and simultaneously contacting one or both of the FAST and SLOW time setting switches. This is summarized in Table II.

functional descriptions (con't)

Alarm On/Off Switch: The Alarm On/Off switch is an SPDT switch — the "ON" position lights the alarm set indicator; the "OFF" position disables the alarm output latch and silences the alarm. The alarm output will continue for 59 minutes unless cancelled by the Alarm On/Off switch or inhibited by the Alarm Display/Snooze button.

Alarm Display/Snooze Button: This momentary switch has four functions: displays the alarm time; enables setting of alarm time (in conjunction with fast or slow set switches); cancels the Sleep (Radio) output; and inhibits the alarm output for a period of between 8 and 9 minutes (Snooze function). The Snooze alarm feature may be used repeatedly during the 59 minute alarm enable period.

Sleep Display/Timer Button: A momentary contact displays the time remaining in the sleep register and enables programming the desired sleep time by simultaneously using the Fast or Slow buttons, as shown in Table II. The Sleep (Radio) output is latched on for the interval programmed, which may be up to 59 minutes. The Sleep output may be cancelled by momentarily contacting the Alarm Display/Snooze button. Resetting the time-of-day will decrement the Sleep Timer, which will not recycle past 00.

Brightness Control: Maximum display current is obtained by placing a short circuit between V_{DD} and the Brightness Control input. Insertion of a 10K potentio-

meter will reduce display brightness to a low level for night viewing, with an open circuit turning the display off completely. (Units with a fixed 12K brightness control resistor for use with an external SPST brightness control switch are available on special order.)

Outputs

Sleep (Radio): An NPN transistor controlled by the sleep timer. Both emitter and collector leads are available for use in switching a radio (or other appliance) power supply.

Alarm: An NPN transistor controlled by the alarm comparator and enable circuit. Both emitter and collector leads are available for switching an alarm circuit (or other circuit). If the emitter is returned to a source of 120 Hz ripple, such as a radio negative voltage supply, the collector may be coupled to an audio stage to produce a 120 Hz alarm tone.

NOTE

Certain outputs of the MA1013 module are directly connected to MOS device inputs. Normal precautions taken for handling of MOS devices should be applied to the handling of this module.

TABLE I. MA1013 DISPLAY MODES

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

^{*}If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MA1013 CONTROL FUNCTIONS

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow Fast Both	Minutes Advance at 2 Hz Rate Minutes Advance at 60 Hz Rate Minutes Advance at 60 Hz Rate
Alarm/Snooze	Slow Fast Both Both	Alarm Minutes Advance at 2 Hz Rate Alarm Minutes Advance at 60 Hz Rate Alarm Resets to 12:00 AM (12 hour format) Alarm Resets to (0)0:00 (24 hour format)
Seconds	Slow Fast	Input to Entire Time Counter is Inhibited (Hold) Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both Both	Time Resets to 12:00:00 AM (12-hour format) Time Resets to (0)0:00:00 (24-hour format)
Sleep	Slow Fast Both	Subtracts Count at 2 Hz Subtracts Count at 60 Hz Subtracts Count at 60 Hz


^{*}When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).

module selection guide


PART NUMBER	LINE	DISPLAY HOURS
MA1013A	50/60	12
MA1013C	50/60	24

Note: For 50 Hz operation connect pins 16 and 17.

applications information



schematic diagram




Note 1: For 50 Hz operation, connect pins 16 and 17.

Note 2: For 12 hour display, use "PM," "b," "c" LED only (10 hour segment)


Z1 to be MM4391 (MA1013-A)

For 24 hour display, use "a," "b," "c," "d," "e," and "g," LED only (10 hour segment)

Use R3, do not use J2 Z1 to be MM4392 (MA1013-C)



physical dimensions





SECTION 14 CUSTOM MOS/LSI

N

Custom MOS/LSI

CUSTOM MOS AT NATIONAL

Custom design is creating a product to meet specific requirements. At National, we use our broad resources to produce a product which minimizes the system cost for the function the customer wants.

We have a choice of several cost-effective processes to meet the system needs.

- Metal gate P-channel ion implanted
- Metal gate N-channel ion implanted
- Metal gate CMOS

The advantages to developing a custom MOS/LSI integrated circuit are:

- Lower system cost
- Proprietary design—protected design
- Fewer components and greater packing density
- Simpler and cheaper power supplies

WHEN IS CUSTOM MOS/LSI RIGHT?

When should a custom MOS/LSI circuit be developed for your application? It makes sense to go to a custom development when there is sufficient complexity and volume, so that the development cost can be justified. An approximate minimum quantity for this decision is about 20,000 units per year.

There are other reasons to go to a custom MOS/LSI design. Reduced circuit complexity can mean higher reliability because of fewer connections and reduced power dissipation. Greater packing density can make feasible a hand-held product as compared to a bench top product. A good example of this is the pocket calculator. National is an expert with this type of product realized with MOS/LSI!

RESOURCES AT NATIONAL

National has the experience of system cost reduction using MOS/LSI. National's experience with calculators, watches and a vast array of standard semiconductors proves it.

Our design group is prepared to work with the customer at all levels to achieve an optimum design. We can help with the system partitioning, interface, logic design and, finally, we can implement the resultant product into a volume production design. Extensive design checking takes place to minimize development costs and schedules. Breadboards are used to check system function and interface. Extensive use of proven computer aided design (CAD) helps minimize errors in design and topology. Worst-case analysis is used to assure a design which meets the customer specification for temperature and production variations.

The design techniques used at National are the latest in the industry. High speed, low power dynamic logic is used where needed for competitive designs. Metal gate P-channel designs operate up to 2 MHz. This process is well suited for low cost random logic designs. Higher logic densities and operating speeds approaching 5 MHz can be achieved by using our new N-channel metal gate process.

A typical design flow is shown in *Figure 1*. Customer interface can occur in several places as indicated.

Complementary MOS (CMOS) technology is presently being used on many custom products. Structured logic, ROMs, RAMs, and registers, designed with CMOS cannot achieve the density of P-channel MOS. However, quiescent power and dissipations are less than 1 μ W per gate. Operation to 10 MHz can be achieved. One of the advantages of CMOS is that power dissipation is a function of frequency, with the dc (quiescent) state consuming the least power.

QUALITY ASSURANCE

National's quality assurance department has a complete and comprehensive quality control program which effectively controls component parts and vendors at a quality level of functional, workmanship and dimensional criteria. The QA program also covers in-process controls of assembled devices, final electrical test, marking and final shipment of approved product. All procedures are documented at specification control and at respective quality inspection stations. Weekly and monthly reports are generated for quick feedback of information for corrective action purposes.

Complete testing is accomplished at sort and final test to a test specification generated by design engineering and a group of highly skilled test engineers. This test specification is designed to guarantee that the part meets or exceeds the customer device requirements over the temperature extremes.

On-line testers include Teradyne J283, J277, J193, Macrodata 230-2 LSI tester and Fairchild Sentry 600.

After fabrication, each wafer is checked for threshold voltage, breakdown voltage, oxide rupture and sheet resistivity. The wafer then goes into functional test. The logic on each die is thoroughly exercised. This 100% test of each wafer eliminates any functional defective die from being packaged.

After packaging, all devices are stressed to environmental extremes. The packaged devices are then returned for another functional test. Depending on the customer's requirement, packages can be tested under a variety of environmental conditions and can be subjected to a burn-in cycle. Full MIL-STD 883 processing is offered on all National custom and standard MOS devices.





FIGURE 1. Custom MOS/LSI Product Flow Diagram





Ordering Information/Physical Dimensions



PACKAGE

D - Glass/Metal Dual-In-Line Package

J - Low Temperature Glass Dual-In-Line Package

N - Plastic Dual-In-Line Package

DEVICE NUMBER

4, 5 or 6-Digit Number Suffix Indicators

DEVICE FAMILY

MM- MOS Monolithic


DS - Interface Monolithic


CD - Interface Monolithic

PACKAGES


DUAL-IN-LINE PACKAGES


- (N) Devices ordered with "N" suffix are supplied in molded dual-in-line package. Molding material is EPOXY B, a highly reliable compound suitable for military as well as commercial temperature range applications. Lead material is Alloy 42 with a hot solder dipped surface to allow for ease of solderability.
- (J) Devices ordered with the "J" suffix are supplied in either the 14-pin, 16-pin, or 24-pin ceramic dual-in-line package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (D) Devices ordered with the "D" suffix are supplied in glass/metal dual-in-line package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.








Package 7 28-Lead Cavity DIP (D)

























Package 23 28-Lead Molded DIP (N)





Package 24 40-Lead Molded DIP (N)

Γ	INCHES TO MILLIMETERS CONVERSION TABLE						
Ī	INCHES	MM	INCHES	MM	INCHES	MM	
Γ	0.001	0.0254	0.010	0.254	0.100	2.54	
l	0.002	0.0508	0.020	0.508	0.200	5.08	
ı	0.003	0.0762	0.030	0.762	0.300	7.62	
ı	0.004	0.1016	0.040	1.016	0.400	10.16	
1	0.005	0.1270	0.050	1.270	0.500	12.70	
1	0.006	0.1524	0.060	1.524	0.600	15.24	
ŀ	0.007	0.1778	0.070	1.778	0.700	17.78	
1	0.008	0.2032	0.080	2.032	0.800	20.32	
L	0.009	0.2286	0.090	2.286	0.900	22.86	

Clock Repe

Definition of Terms

Clock Repetition Rate: The range of clock frequencies for which register operation is guaranteed.

Clock Frequency $\phi_{\mathbf{f}}$: The range of clock frequencies which register operation is guaranteed. Maximum clock frequencies are dependent upon minimum and maximum clock pulse width restrictions, as presented by the Guaranteed Operating Curves.

Clock Delay $\phi_{\mathbf{d}}$: $\phi_{\mathbf{d}}$ is defined to be that minimum amount of time that must expire after ϕ_1 has undergone a $V_{\phi L}$ to $V_{\phi H}$ transition and the start of a ϕ_2 $V_{\phi H}$ to $V_{\phi L}$ transition. The same spacings apply, when ϕ_2 preceeds ϕ_1 .

Clock Phase Delay ϕ_d , $\overline{\phi}_d$: The time between the $V_{\phi H}$ levels of ϕ_{IN} and ϕ_{OUT} . ϕ_d is the time between the trailing edge of ϕ_{IN} and the leading edge of ϕ_{OUT} and the leading edge of ϕ_{OUT} and the leading edge of ϕ_{IN} .

Clock Pulse Risetime, $t_{r\phi}$: The time delay between the 10% and 90% voltage points on the clock pulse as it traverses between its logic $V_{\phi L}$ and logic $V_{\phi H}$ levels.

Clock Pulse Falltime, $\mathbf{t}_{f\phi}$: The time delay between the 10% to 90% voltage points on the clock pulse as it traverses between its logic $V_{\phi H}$ and logic $V_{\phi L}$ levels.

Clock Pulse Width, ϕ **pw:** The duration of time that the clock pulse is greater than 1.5V.

Clock Input Levels: The voltage levels (logic $V_{\phi H}$ or $V_{\phi H}$) which the clock driver must assume to insure proper device operation.

Clock Control Setup Time, t_{CS}: The time prior to the clock low-to-high transition at which the clock control must be at its desired logic level.

Clock Control Hold Time, t_{ch}: The time after the highto-low transition for which the clock control must be held at its desired logic level.

Data Setup Time, t_{ds}: The time prior to the clock highto-low transition at which the data input level must be present to guarantee being clocked into the register by that clock pulse.

Data Pulse Width, t_{dw} : The time during which the data pulse is in its V_{IH} or V_{IL} state.

Data Hold Time, t_{dh}: The time after the clock highto-low transition which the data input level must be held to guarantee being clocked into the register by that clock pulse.

Data Input Voltage Levels: The voltage levels (logic V_{IL} or V_{IH}) which the data input terminal must assume to insure proper logic inputs.

Data Output Voltage Levels: The output voltage levels (logic VOL or VOH) which the output will assume under normal operating conditions.

Data Input Capacitance: The capacitance between the data input terminal and ground reference measured at 1 MHz.

Output Resistance to Ground: The resistance between the output terminal and ground with the output in the logic VOH state.

Partial Bit Times T_{IN}, T_{OUT}: The time between leading edges of clocks, measured at the V $_{\phi H}$ levels. T_{IN} is the time between the leading edge of ϕ_{IN} and the leading edge of ϕ_{OUT} . T_{OUT} is the time between the leading edge of ϕ_{OUT} and the leading edge of ϕ_{IN} .

Output Sink Current: The current which flows into the output terminal of the register when the output is a logical low level. Conventional current flow is assumed.

Output Source Current: The current which flows out of the output terminal of the register when the output is a logical high level. Conventional current flow is assumed.

Output Voltage Levels: The logical low level, V_{OL}, is the more negative level. This is the state in which the output is capable of sinking current. The logical high level, V_{OH}, is the more positive level. This is the state in which the output is capable of sourcing current.

 V_{GG} Current Drain: The average current flow out of the V_{GG} terminal of the package with the output open circuited.

Power Supply Voltage, V_{GG} : The negative power supply potential required for proper device operation; referenced to V_{SS} .

Power Supply Return, VSS: The VSS terminal is the reference point for the device. It must always be the most positive potential applied to the device.

Vss Current Drain: The average current flow into the Vss terminal of the package. It is equal to the sum of the Igg and Ipp currents.

Power Supply Voltage, Vpp: The negative power supply potential required for proper device operation, referenced to Vss.

Clock Input Voltage Levels, $V_{\phi H}V_{\phi L}$: The voltage levels (logic "1" or "0") which the clock driver must assume to insure proper device operation.

Data Output Voltage Levels, V_{OH}, V_{OL}: The output voltage levels (logic "1" or "0") which the output will assume with a specified load connected between output and V_{SS} line.

Data Input Voltage Levels, V_{IH}V_{IL}: The voltage levels (logic "1" or "0") which the data input terminal must assume to insure proper logic inputs.

Control Release Time, t_{CT}: The maximum time that a load command signal can be changed prior to the $V_{\phi L}$ to $V_{\phi H}$ transition of the output clock, ϕ_{OUT} , without affecting the data during bit time t_{D} .

Control Initiate Window: The time in which a load command signal must be applied to affect bit time t_{Π} . This time extends from the start of t_{CT} to the start of t_{CC} .

Control Hold Time: The time that the load command signal must remain stable during t_{n} bit time. See control timing diagram.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 (408) 737-5000 TWX: 910-339-9240

National Semiconductor GmbH 808 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 05-27649

NS Electronics (HK) Ltd. 4 Hing Yip Street, 11th Floor Kwun Tong Kowloon, Hong Kong Telephone: 3-411241-8 Telex: 73866 NSE HK HX

NS International Inc. Miyake Bldg. 6F, 1-9 Yotsuya Shinjuku-Ku Tokyo 160, Japan Telephone: 03-355-3711 Telex: J28592

NS Electronics Pty. Ltd. CNR-Stud Road & Mountain Highway Bayswater, Victoria 3153, Australia Telephone: 03-729-6333 Telex: 32096